Multiprocessor system and its operational method

Details Multiprocessor system and its operational method Multiprocessor system and its operational method

2011-03-08

2011-03-08

Bragdon, Reginald G (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S143000, C711S144000, C711SE12033

Reexamination Certificate

active

07904665

ABSTRACT:
The multiprocessor system includes multiple cells having identical functions, and each of the multiple cells has a processor, a cache memory, and a main memory. The multiple cells include the first cell as a request cell, the second cell as a home cell, and the third cell as an owner cell. The latest version of the target data stored in the main memory of the second cell is stored in the cache memory of the third cell. When the first cell issues a read request for the target data to the second cell, the second cell issues a snoop request to the third cell in response to the read request. The third cell directly transmits the target data to the first cell in response to the snoop request. Also, the third cell issues the reply write back to the second cell in response to the snoop request. The first cell issues a request write back to the same address as that of the target data in the second cell. The second cell discards the reply write back when the reply write back from the third cell is received later than the request write back from the first cell.

REFERENCES:
patent: 5367654 (1994-11-01), Furukawa et al.
patent: 5522058 (1996-05-01), Iwasa et al.
patent: 5581729 (1996-12-01), Nishtala et al.
patent: 5634068 (1997-05-01), Nishtala et al.
patent: 5659709 (1997-08-01), Quach
patent: 5860110 (1999-01-01), Fukui et al.
patent: 5893160 (1999-04-01), Loewenstein et al.
patent: 5913226 (1999-06-01), Sato
patent: 6490657 (2002-12-01), Masubuchi et al.
patent: 6505273 (2003-01-01), Taroda et al.
patent: 6516391 (2003-02-01), Tsushima et al.
patent: 6584580 (2003-06-01), Yamamoto et al.
patent: 6681293 (2004-01-01), Solomon et al.
patent: 6751705 (2004-06-01), Solomon et al.
patent: 6901485 (2005-05-01), Arimilli et al.
patent: 2002/0124146 (2002-09-01), Shinkawa et al.
patent: 2003/0009631 (2003-01-01), Arimilli et al.
patent: 2007/0156972 (2007-07-01), Uehara et al.
patent: 6-110844 (1994-04-01), None
patent: 10-105464 (1998-04-01), None
patent: 11-219343 (1999-08-01), None
patent: 2000-67024 (2000-03-01), None
patent: 2000-259596 (2000-09-01), None
patent: 2003-44456 (2003-02-01), None
patent: 2003-216597 (2003-07-01), None
Japanese Office Action dated May 27, 2010 with English translation thereof.

Affiliated with

Also associated with

Rating

Multiprocessor system and its operational method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiprocessor system and its operational method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor system and its operational method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2744928