Boots – shoes – and leggings
Patent
1976-09-07
1980-10-14
Nusbaum, Mark E.
Boots, shoes, and leggings
G06F 1516, G06F 1506
Patent
active
042284961
ABSTRACT:
A multiprocessor system the kind in which two or more separate processor modules are interconnected for parallel processing includes two redundant interprocessor buses dedicated exclusively to interprocessor communication. Any processor module may send information to any other processor module by either bus. The buses are shared in use by the processor modules on a time-sharing basis. Use of each bus is controlled by a special bus controller.
The multiprocessor system includes an input/output system having multi-port device controllers and input/output buses connecting each device controller for access by the input/output channels of at least two different processor modules. Each device controller includes logic which insures that only one port is selected for access at a time.
The multiprocessor system includes a distributed power supply system which insures nonstop operation of the remainder of the multiprocessor system in the event of a failure of a power supply for a part of the system. The distributed power supply system includes a separate power supply for each processor module and two separate power supplies for each device controller. Either one of the two power supplies provides the entire power for the device controller in the event the other power supply fails. The distributed power supply system permits any processor module or device controller to be powered down so that on-line maintenance can be performed in a power-off condition while the rest of the multiprocessor system is on-line and functional.
The multiprocessor system includes a memory system in which the memory of each processor module is divided into four logical address areas--user data, system data, user code and system code. The memory system includes a map which translates logical addresses to physical addresses and which coacts with the multiprocessor system to bring pages from secondary memory into primary main memory as required to implement a virtual memory system. The map also provides a protection function. It provides inherent protection among users in a multiprogramming environment, isolates programs from data and protects system programs from the actions of user programs. The map also provides a reference history information for each logical page as an aid to efficient memory management by the operating system.
The multiprocessor system includes in the memory of each processor module an error detection and correction system which detects all single bit and double bit errors and which corrects all single bit errors in semiconductor memory storage.
REFERENCES:
patent: 3480914 (1969-11-01), Schlaeppi
patent: 3820079 (1974-06-01), Bergh et al.
patent: 3828321 (1974-08-01), Wilber et al.
patent: 3886524 (1975-05-01), Appelt
patent: 4001790 (1977-01-01), Barlow
patent: 4015243 (1977-03-01), Kurpanek et al.
patent: 4032899 (1977-06-01), Jenny et al.
patent: 4034347 (1977-07-01), Probert
patent: 4034794 (1978-10-01), Matsumoto
patent: 4035777 (1977-07-01), Moreton
patent: 4040028 (1977-08-01), Pauker et al.
patent: 4041472 (1977-08-01), Shah et al.
patent: 4130865 (1978-12-01), Heart et al.
Bartlett Joel F.
Bixler Richard M.
Davidow William H.
Despotakis John A.
Graziano Peter J.
Feix Donald C.
Nusbaum Mark E.
Tandem Computers Incorporated
LandOfFree
Multiprocessor system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2104280