Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1995-10-30
1998-10-27
Coleman, Eric
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711117, G06F 1208
Patent
active
058290320
ABSTRACT:
As much tag information as corresponds to the number of blocks stored in main memories is stored in tag memories. The tag information indicates whether or not a processor belonging to a node other than the nodes containing tag memories has made an access request and the contents of a cache have been rewritten. Bus bridges perform cache coherency control, referring to the tag information. When the tag information indicates "Modified," the bus bridges stop the data read from the main memories and send the correct data to the requesting processor after a copy-back process of the modified block has been completed.
REFERENCES:
patent: 4622631 (1986-11-01), Frank
patent: 5058006 (1991-10-01), Durdan et al.
patent: 5222224 (1993-06-01), Flynn
patent: 5230070 (1993-07-01), Liu
patent: 5303362 (1994-04-01), Butts, Jr. et al.
patent: 5319766 (1994-06-01), Thaller et al.
patent: 5327570 (1994-07-01), Foster
patent: 5375220 (1994-12-01), Ishikawa
patent: 5537574 (1996-07-01), Elko
patent: 5692149 (1997-11-01), Lee
Hayashi Hiroo
Komuro Hiroshi
Yamagami Nobuhiko
Coleman Eric
Kabushiki Kaisha Toshiba
LandOfFree
Multiprocessor system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1623204