Electrical computers and digital data processing systems: input/ – Interrupt processing – Source or destination identifier
Reexamination Certificate
2010-08-31
2011-11-01
Myers, Paul R (Department: 2111)
Electrical computers and digital data processing systems: input/
Interrupt processing
Source or destination identifier
Reexamination Certificate
active
08051234
ABSTRACT:
The present invention provides a technique capable of processing a plurality of interrupt causes sharing one interrupt request in different processors. An interrupt controller outputs an interrupt request when the interrupt request shared by a plurality of interrupt causes is notified. The interrupt request output by the interrupt controller is accepted by one of the processors. The processor accepting the interrupt request determines whether the interrupt cause that the processor must process has occurred, executes an interrupt processing when such interrupt cause has occurred, and notifies the generation of the interrupt request to another processor that processes another interrupt cause of the plurality of interrupt causes sharing the interrupt request when the relevant interrupt cause has not occurred.
REFERENCES:
patent: 4768149 (1988-08-01), Konopik et al.
patent: 5283904 (1994-02-01), Carson et al.
patent: 5410710 (1995-04-01), Sarangdhar et al.
patent: 5428799 (1995-06-01), Woods et al.
patent: 5675807 (1997-10-01), Iswandhi et al.
patent: 5905897 (1999-05-01), Chou et al.
patent: 5940610 (1999-08-01), Baker et al.
patent: 6006301 (1999-12-01), Tetrick
patent: 6189065 (2001-02-01), Arndt et al.
patent: 6711643 (2004-03-01), Park et al.
patent: 6738847 (2004-05-01), Beale et al.
patent: 6772252 (2004-08-01), Eichler et al.
patent: 6813665 (2004-11-01), Rankin et al.
patent: 7328294 (2008-02-01), Kim et al.
patent: 7366814 (2008-04-01), Shimizu et al.
patent: 7444639 (2008-10-01), Jahnke
patent: 2009551 (2008-12-01), None
patent: 05-324569 (1993-12-01), None
patent: 08-036498 (1996-02-01), None
patent: 09-212472 (1997-08-01), None
patent: 11-024948 (1999-01-01), None
patent: 2001-236238 (2001-08-01), None
patent: 2005-182177 (2005-07-01), None
Japanese Office Action, with partial English translation, issued in Japanese Patent Application No. 2007-006621, issued Mar. 24, 2011.
Sugai Naoto
Takata Hirokazu
McDermott Will & Emery LLP
Myers Paul R
Renesas Electronics Corporation
LandOfFree
Multiprocessor system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4257934