Multiprocessor interface adaptor with broadcast function

Details Multiprocessor interface adaptor with broadcast function Multiprocessor interface adaptor with broadcast function

1997-05-08

1999-09-14

Sheikh, Ayaz R.

39580035, G06F 1300

Patent

active

059535091

ABSTRACT:
An telephone media processing server is described having clock pulse steering circuit for steering clock pulses to a plurality of digital processors under control of a main processor. Other signals, such as a frame clock, for generating frame pulses, address and data lines are distributed using single conductors connected to output pins of a control processor. Typically, more than eight signal processors partitioned in a plurality of groups are interfaced to a single main processor. Each group of signal processors has a clock input controlled by the clock steering circuit. A main processor has a data port pin, an address port pin, and a switching command output connected to the clock pulse steering means for steering clock pulses to each group of processors. The signal processors set the data pin and address pin to a high impedance when the clock input is inactive. An example using the TMS320C5x processor is detailed.

REFERENCES:
patent: 5495188 (1996-02-01), Chen et al.
patent: 5537461 (1996-07-01), Bridges et al.
patent: 5787119 (1998-07-01), Lamballe et al.

Affiliated with

Also associated with

Rating

Multiprocessor interface adaptor with broadcast function does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiprocessor interface adaptor with broadcast function, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor interface adaptor with broadcast function will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1518714