Boots – shoes – and leggings
Patent
1989-01-10
1992-01-14
Lee, Thomas C.
Boots, shoes, and leggings
364959, 3649604, 3649671, 364968, G06F 9445
Patent
active
050816098
ABSTRACT:
A controller connected between a system bus and peripheral devices has at least two microprocessors. One controls the data transfers with the peripheral devices, and the other controls data transfers with the system bus. The microprocessors share a data buffer and control store. This sharing is possible because of the controller timing means which synchronizes exclusive access to the shared components of the controller. When first initialized, the microprocessors are directed to execute a test instruction which points them to the beginning of their set of microinstructions. Once pointed to their set of microinstructions, normal operation may begin.
REFERENCES:
patent: 3500466 (1970-03-01), Carleton
patent: 3651482 (1972-03-01), Benson et al.
patent: 3909799 (1975-09-01), Recks et al.
patent: 3969702 (1976-07-01), Tessera
patent: 4008462 (1977-02-01), Karda
patent: 4028668 (1977-06-01), Riikonen
patent: 4050097 (1977-09-01), Miu
patent: 4062058 (1977-12-01), Haynes
patent: 4084229 (1978-04-01), Taylor et al.
patent: 4085450 (1978-04-01), Tulpule
patent: 4124888 (1978-11-01), Washburn
patent: 4152763 (1979-05-01), Shimoi
patent: 4156925 (1979-05-01), Tutt
patent: 4246637 (1981-01-01), Brown et al.
patent: 4296464 (1981-10-01), Woods et al.
patent: 4321665 (1982-03-01), Shen et al.
patent: 4322792 (1982-03-01), Baun
patent: 4323967 (1982-04-01), Peters et al.
patent: 4327408 (1982-04-01), Frissell
patent: 4348723 (1982-09-01), Woods
patent: 4365311 (1982-12-01), Fukunaga
patent: 4371932 (1983-02-01), Dinwiddie et al.
patent: 4384285 (1983-05-01), Long et al.
patent: 4488231 (1984-12-01), Yu et al.
patent: 4695943 (1987-09-01), Keeley et al.
patent: 4754396 (1988-06-01), Horst
patent: 4800523 (1989-01-01), Gerety et al.
patent: 4821170 (1989-04-01), Bernick
patent: 4890218 (1989-12-01), Bram
patent: 4890225 (1989-12-01), Ellis
Hotley et al.; Dual Microprocessor Control System; 46 pages of Specification, 8 Sheets of Formal Drawings, FIGS. 1-9.
Bradley John W.
Gardner Joseph P.
Getson, Jr. Edward F.
Votolato Alfred F.
Bull HN Information Systems Inc.
Coleman Eric
Driscoll Faith F.
Lee Thomas C.
Smith James M.
LandOfFree
Multiprocessor controller having time shared control store does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor controller having time shared control store, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor controller having time shared control store will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-546064