Boots – shoes – and leggings
Patent
1994-04-13
1995-06-20
Harrell, Robert B.
Boots, shoes, and leggings
364DIG1, 364DIG2, 364243, 3642434, 36424341, 364964, 3649642, 36496427, G06F 1200
Patent
active
054267650
ABSTRACT:
A method for arbitrating between processor and host bus snoop accesses to a cache subsystem in a multiprocessor system where the processor does not allow for processor cycle aborts. When a processor access and a snoop access both occur and no tag access or tag modify cycle is currently being performed, the snoop access is given priority over the processor access. After an initial arbitration, if any, the processor and snoop accesses alternate tag access if both processor and snoop accesses are active. This balances any wait states incurred between the processor and the host bus and ensures that neither bus is locked out by continual accesses by the other. In addition, tag modify cycles are generally run immediately after the tag access cycles that initiate them.
REFERENCES:
patent: 4959777 (1990-09-01), Holman, Jr.
patent: 5025365 (1991-06-01), Mathur et al.
patent: 5043886 (1991-08-01), Witek et al.
patent: 5072369 (1991-12-01), Theus et al.
patent: 5097409 (1992-03-01), Schwartz et al.
patent: 5113510 (1992-05-01), Hillis
patent: 5119485 (1992-06-01), Ledbetter, Jr. et al.
patent: 5151979 (1992-09-01), Poskitt
patent: 5226144 (1993-07-01), Moriwaki et al.
James Archibald and Jean-Loup Baer, "An Evaluation of Cache Coherence Solutions in Shared-Bus Multiprocessors," Oct. 18, 1985, pp. 1-32.
Paul Sweazey and Alan Jay Smith, "A Class of Compatible Cache Consistency Protocols and their Support by the IEEE Futurebus," 13th International Symposium on Computer Architecture 1986, pp. 414-423.
James R. Goodman, "Using Cache Memory to Reduce Processor-Memory Traffic," 1983, pp. 124-131.
Jackson Mike T.
Kelly Philip C.
Olarig Sompong
Ramsey Jens K.
Stevens Jeffrey C.
Compaq Computer Corporation
Harrell Robert B.
LandOfFree
Multiprocessor cache abitration does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessor cache abitration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor cache abitration will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1851098