Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1996-07-01
1999-04-06
Luu, Le Hien
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
395872, 711141, G06F 1300
Patent
active
058929703
ABSTRACT:
A computer system optimized for block copy operations is provided. In order to perform a block copy from a remote source block to a local destination block, a processor within a local node of the computer system performs a specially coded write operation. The local node, upon detection of the specially coded write operation, performs a read operation to the source block in the remote node. Concurrently, the write operation is allowed to complete in the local node such that the processor may proceed with subsequent computing tasks while the local node completes the copy operation. The read from the remote node and subsequent storage of the data in the local node is completed by the local node, not by the processor. In one specific embodiment, the specially coded write operation is indicated using certain most significant bits of the address of the write operation. The address identifies the destination coherency unit within the local node, and a translation of the address to a global address identifies the source coherency unit. Subsequent to completion of the copy operation, the destination coherency unit may be accessed in the local node.
REFERENCES:
patent: 4622631 (1986-11-01), Frank et al.
patent: 4704717 (1987-11-01), King, Jr.
patent: 5117350 (1992-05-01), Parrish et al.
patent: 5214776 (1993-05-01), Bagnoli et al.
patent: 5276828 (1994-01-01), Dion
patent: 5297269 (1994-03-01), Donaldson et al.
patent: 5303362 (1994-04-01), Butts, Jr. et al.
patent: 5428803 (1995-06-01), Chen et al.
patent: 5511224 (1996-04-01), Tran et al.
patent: 5692149 (1997-11-01), Lee
patent: 5710907 (1998-01-01), Hagersten et al.
Kuskin, J. et al., "The Stanford Flash Multiprocessor," Computer Architecture News, vol. 22, vol. 22, No. 2, Apr. 1, 1994, pp. 302-313.
Iwasa, S. et al., "SSM-MP: More Scalability in Shared-Memory Multi-Processor," International Conference on Computer Design: VLSI in Computers and Processors, Austin, Oct. 2-4, 1995, Institute of electrically and Electronics Engineers, pp. 558-563.
European Search Report for Application No. 97304610.5 dated Nov. 5, 1997.
Cox et al., "Adaptive Cache Coherency for Detecting Migratory Shared Data," Proc. 20.sup.th Annual Symposium on Computer Architecture, May 1993, pp. 98-108.
Strenstrom et al., "An Adaptive Cache Coherence Protocol Optimized for Migratory Sharing," Proc. 20.sup.th Annual Symposium on Computer Architecture, May 1993 IEEE, pp. 109-118.
Wolf-Dietrich Weber et al., "Analysis of Cache Invalidation Patterns in Multiprocessors", Computer Systems Laboratory, Stanford University, CA, pp. 243-256.
Kourosh et al., "Two Techniques to Enhance the Performance of Memory Consistency Models," 1991 International Conference on Parallel Processing, pp. 1-10.
Li et al., "Memory Coherence in Shared Virtual Memory Systems," 1986 ACM, pp. 229-239.
D. Lenosky, PhD, "The Description and Analysis of DASH: A Scalable Directory-Based Multiprocessor," DASH Prototype System, Dec. 1991, pp. 36-56.
Hagersten et al., "Simple COMA Node Implementations," Ashley Saulsbury and Anders Landin Swedish Institute of Computer Science, 12 pages.
Saulsbury et al., "An Argument for Simple COMA," Swedish Institute of Computer Science, 10 pages.
Hagersten et al., "Simple COMA," Ashley Saulsbury and Anders Landin Swedish Institute of Computer Science, Jul. 1993, pp. 233-259.
Kivlin B. Noel
Luu Le Hien
Merkel Lawrence J.
Sun Microsystems Inc.
LandOfFree
Multiprocessing system configured to perform efficient block cop does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocessing system configured to perform efficient block cop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessing system configured to perform efficient block cop will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1380323