Multiprocessing computer system employing local and global addre

Details Multiprocessing computer system employing local and global addre Multiprocessing computer system employing local and global addre

1996-07-01

1999-03-23

Lee, Thomas C.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

39520044, 3958001, 39580028, 711148, 711141, G06F 1342

Patent

active

058871381

ABSTRACT:
A multiprocessing computer system employs local and global address spaces and Non- Uniform Memory Architecture (NUMA) and Cache-Only Memory Architecture (COMA) access modes. The multiprocessing computer architecture employs a plurality of processing nodes. When a processing node initiates a memory transaction, the node determines whether the address of the memory transaction is a global address or a local physical address. If the address is a global address, a NUMA coherency request is initiated. Alternatively, if the address is a local physical address, a COMA coherency request is initiated. The nodes additionally include local physical address to global address translation units. The local physical address to global address translation units are configured to translate a local physical address to a corresponding global address prior to initiating a COMA coherency request.

REFERENCES:
patent: 5428803 (1995-06-01), Chen et al.
patent: 5535116 (1996-07-01), Gupta et al.
patent: 5613071 (1997-03-01), Rankin et al.
patent: 5617537 (1997-04-01), Yamada et al.
patent: 5692149 (1997-11-01), Lee
patent: 5710907 (1998-01-01), Hagersten et al.
Matsumoto et al. (Distributed shared memory architecture for JUMP-1 a general-purpose MPP prototype) IEEE; pp. 131-137, 1996.
Gruji'c et al. (A simulation study of hardware-oriented DSM approaches) IEEE; pp. 74-83, 1996.
Krishnamoorthy (A scalable distributed shared memory architecture) Academic Press, Inc.; pp. 547-553, 1994.
Singh et al. (An empirical comparision of the Kendall Square Research KSR-1 and Stanford DASH multiprocessors) IEEE; pp. 1-12, Nov. 1993.
Cox et al., "Adaptive Cache Coherency for Detecting Migratory Shared Data," Proc. 20.sup.th Annual Symposium on Computer Architecture, May 1993, pp. 98-108.
Stenstrom et al., "An Adaptive Cache Coherence Protocol Optimized for Migratory Sharing," Proc. 20.sup.th Annual Symposium on Computer Architecture, May 1993 IEEE, pp. 109-118.
Wolf-Dietrich Weber et al., "Analysis of Cache Invalidation Patterns in Multiprocessors", Computer Systems Laboratory, Stanford University, CA, pp. 243-256. ACM 1989.
Kourosh et al., "Two Techniques to Enhance the Performance of Memory Consistency Models," 1991 International Conference on Parallel Processing, pp. 1-10.
Li et al., "Memory Coherence in Shared Virtual Memory Systems," 1986 ACM, pp. 229-239.
D. Lenosky, PhD, "The Description and Analysis of DASH: A Scalable Directory-Based Multiprocessor," DASH Prototype System, Dec. 1991, pp. 36-56.
Hagersten et al., "Simple COMA Node Implementations," Ashley Saulsbury and Anders Landin Swedish Institute of Computer Science, 12 pages.
Saulsbury et al., "An Argument for Simple COMA," Swedish Institute of Computer Science, 10 pages.
Hagersten et al., "Simple COMA," Ashley Saulsbury and Anders Landin Swedish Institute of Computer Science, Jul. 1993, pp. 233-259.
Stenstrom, P. et al., "Comparative Performance Evaluation of Cache-Coherent NUMA and COMA Architectures," Computer Architecture News, vol. 20, No. 2, May 1992, pp. 80-91.
Joe, T. et al., "Evaluating the Memory Overhead Required for COMA Architectures," Proceedings of the Annual International Symposium on Computer Architecture, Chicago, Apr. 18-21, 1994, No. Symp. 21, Apr. 18, 1994, Institute of Electrical and Electronics Engineers, pp. 82-93.
Mori, S-I. Et al., "A Distributed Shared Memory Multiprocessor: Asura-Memory and Cache Architectures-," Proceedings of the Supercomputing Conference, Portland, Nov. 15-19, 1993, No. -, Nov. 15, 1993, Institute of Electrical and Electronics Engineers, pp. 740-749.
IBM Technical Disclosure Bulletin, "Semi-Dynamic Distributed Data Managing Table for Distributed Shared Memory," vol. 37, No. 5, May 1994, pp. 281-283.
Kuskin, J. et al., "The Stanford Flash Multiprocessor," Computer Architecture News, vol. 22, No. 2, Apr., 1994, pp. 302-313.
European Search Report for Application No. 97304652.7 dated Nov. 5, 1997.

Affiliated with

Also associated with

Rating

Multiprocessing computer system employing local and global addre does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiprocessing computer system employing local and global addre, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessing computer system employing local and global addre will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2134944