Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Patent
1996-06-10
1998-07-28
Swann, Tod R.
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
711158, 395673, G06F 1208
Patent
active
057874905
ABSTRACT:
A cache use priority of a cache memory is designated by a cache use priority designation unit. In response to an access demand issued from a processing unit, a cache control unit controls the access to the cache memory in accordance with the cache use priority. In the case of a set associative cache for example, the number of ways and the number of blocks to be used within one set are varied based on the cache use priority of a process.
REFERENCES:
patent: 4654782 (1987-03-01), Bannai et al.
patent: 5109512 (1992-04-01), Bahr et al.
patent: 5185861 (1993-02-01), Valencia
patent: 5193172 (1993-03-01), Arai et al.
patent: 5287508 (1994-02-01), Hejna, Jr. et al.
patent: 5317738 (1994-05-01), Cochocroft, Jr. et al.
patent: 5446893 (1995-08-01), Uehara
patent: 5465342 (1995-11-01), Walsh
Kirk et al., "Allocating SMART Cache for Schedulability", Euromicro Workshop on Real Time, pp. 41-50, Jan. 1991.
Tanenbaum, Andrew S., Modern Operating Systems, Prentice Hall, Upper Saddle River, NJ, pp. 119-128, 1992.
Kirk, David B., "SMART(Strategic Memory Allocation for Real-Time) Cache Desgin", Real-Time Systems, May 1989 Symposium, pp. 229-237.
Stone et al., "Optimal Partitioning of Cache Memory", IEEE Transactions on Computers, V.41, No.9, pp. 1054-1068, Sep. 1992.
Chow Christopher S.
Fujitsu Limited
Swann Tod R.
LandOfFree
Multiprocess execution system that designates cache use priority does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiprocess execution system that designates cache use priority, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocess execution system that designates cache use priority will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-35368