Multiported bypass cache in a bypass network

Details Multiported bypass cache in a bypass network Multiported bypass cache in a bypass network

1997-05-02

1999-12-07

Sheikh, Ayaz R.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

395280, 395376, 39580001, 36523005, 365233, 36518907, 36518905, 711118, 711117, 711131, G06F 1200

Patent

active

060000163

ABSTRACT:
A microprocessor includes a register file that contains registers for storing pieces of data for use by execution units that receive the pieces of data through source ports. A bypass cache includes data registers into which pieces of data from the execution units are written. Data can be written to and read from the bypass cache in fewer clocks cycles than it can be written to and read from the register file. A content addressable memory array (CAM) includes address registers into which destination addresses are written which correspond to the pieces of data in the data registers. In the case of a particular piece of data, the particular data register into which the piece of data is written and the particular address register into which the corresponding destination address is written is controlled by the position of a write pointer provided by a rotating write pointer unit. The CAM includes a comparators that compare the destination address with a source address. If there is a match, a read port is enabled which provides the piece of data in the corresponding data register to conductors leading to the source port. Multiplexers select between pieces of data in the register file and a pieces of data in the data registers of the bypass cache.

REFERENCES:
patent: 5155816 (1992-10-01), Kohn
patent: 5333296 (1994-07-01), Bouchard et al.
patent: 5404482 (1995-04-01), Stamm et al.
patent: 5404552 (1995-04-01), Ikenaga
patent: 5454094 (1995-09-01), Montove
patent: 5459852 (1995-10-01), Nakagawa et al.
patent: 5542058 (1996-07-01), Brown, III et al.
patent: 5544342 (1996-08-01), Dean
patent: 5557768 (1996-09-01), Braceras et al.
patent: 5752069 (1998-05-01), Roberts et al.
David A Patterson, John L. Hennessy; "Computer Architecture A Quantitative Approach", 2nd Edition 1996 by Morgan Kaufmann Publishers, Inc., pp. 144-161.

Affiliated with

Also associated with

Rating

Multiported bypass cache in a bypass network does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiported bypass cache in a bypass network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiported bypass cache in a bypass network will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-836618