Static information storage and retrieval – Addressing – Multiple port access
Reexamination Certificate
2000-06-20
2001-04-17
Elms, Richard (Department: 2824)
Static information storage and retrieval
Addressing
Multiple port access
C365S230060
Reexamination Certificate
active
06219296
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates to integrated circuits in general, and in particular to multiport memory cell circuits. Still more particularly, the present invention relates to a multiport memory cell having a reduced number of write wordlines.
2. Description of the Prior Art
Multiport memories are random access memories that have multiple ports to enable parallel accesses, such as simultaneously reading a first memory location via a first port and writing a second memory location via a second port. Typically, multiport memories find their application within integrated circuit devices as register files. A register file is a temporary buffer for storing intermediate results (and arguments) that are produced and used by various functional parts of an integrated circuit device, as is well-known to those skilled in the relevant art.
For an integrated circuit device that includes a register file having a large number of ports, the area occupied by the multiport memory cells within the register file is usually wire-limited. In other words, the large number of wires that are used to access the multiport memory cells within the register file causes the total area to be dependent on the number of wires rather than the number and/or size of transistors used.
For example, if a multiport memory cell has four read ports, 12 write ports, and one write_select port, the multiport memory cell must have 16 wordlines (12 write wordlines and four read wordlines), 16 bitlines (12 write bitlines and four read bitlines), and a write select line. This means there are 17 wires in the wordline direction (12 write wordlines, four read wordlines, and one write_select line) and 16 wires in the bitline direction (12 write bitlines and four read bitlines). The present disclosure provides a solution that reduces the number of wires in the wordline direction of the above-mentioned multiport memory cell to less than 17 wires.
SUMMARY OF THE INVENTION
In accordance with a preferred embodiment of the present invention, a multiport memory cell capable of simultaneously reading data from and writing data to a storage cell comprises a storage cell for storing data, a decoder, write wordlines, write bitlines, read wordlines, and read bitlines. The write wordlines and the write bitlines are utilized to input write data into the storage cell. The read wordlines and the read bitlines are utilized to output data from the storage cell. The write bitlines are directly coupled to the storage cell, and some or all of the write wordlines are coupled to the storage cell via the decoder for the purpose of wire reduction. Similar to the write bitlines, all the read bitlines and read wordlines are directly coupled to the storage cell.
All objects, features, and advantages of the present invention will become apparent in the following detailed written description.
REFERENCES:
patent: 4377857 (1983-03-01), Tickle
patent: 5469380 (1995-11-01), Iio
patent: 5710742 (1998-01-01), Carter et al.
patent: 5734613 (1998-03-01), Gibson
patent: 5742557 (1998-04-01), Gibbins et al.
patent: 5886919 (1999-03-01), Morikawa et al.
patent: 5959931 (1999-09-01), Ueda
patent: 5995425 (1999-11-01), Henkels et al.
Lattimore George McNeil
Wendel Dieter
Wernicke Friedrich-Christian
Elms Richard
England Anthony V. S.
Felsman Bradley Vaden Gunter & Dillon, LLP
International Business Machines - Corporation
Phung Anh
LandOfFree
Multiport memory cell having a reduced number of write... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiport memory cell having a reduced number of write..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiport memory cell having a reduced number of write... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2554408