Multiport memory

Details Multiport memory Multiport memory

1990-09-05

1992-08-11

Popek, Joseph A.

Static information storage and retrieval

Addressing

Multiple port access

36518911, G11C 700

Patent

active

051385813

ABSTRACT:
A multiport memory has a RAM port including a memory cell array having a plurality of memory cells arranged in a matrix form, sense amplifier circuit for sensing potential of a bit line after the storage potential has been transferred from the memory cells, restore circuit connected to the bit line for pulling up the potential of the bit line at the predetermined timing after sense operation has been started and a barrier circuit connected between the bit line and the sense amplifier circuit; and a SAM port including a data register, transfer gate and functional means for transferring serial data in the column direction. In this memory, the RAM port is connected to the SAM port by the transfer gate with the bit line directly connected to the data register, and the potentials at the bit line are amplified by the sense amplifier circuit and are directly transferred to the data register.

REFERENCES:
patent: 4633441 (1986-12-01), Ishimoto
patent: 4931992 (1990-06-01), Ogihara et al.
patent: 4987559 (1991-01-01), Miyauchi et al.

Affiliated with

Also associated with

Rating

Multiport memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiport memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiport memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-352070