Static information storage and retrieval – Addressing – Multiple port access
Patent
1992-03-26
1994-02-15
LaRoche, Eugene R.
Static information storage and retrieval
Addressing
Multiple port access
36523009, 365239, G11C 800
Patent
active
052873242
ABSTRACT:
A multiport DRAM having a DRAM cell array; a sequential access memory (SAM) for inputting data of a specific length to the DRAM cell array and transmitting that data to an external device; a SAM address counter for counting the addresses of the data in the SAM; a serial port connected to the SAM for transmitting the data in the SAM to an external device; a data transfer address counter, the contents of which is cleared by inputting an external reset signal and is counted up by inputting an overflow signal which is output from the SAM address counter; and a data transfer controller for outputting a data transfer status signal which indicates that data transmission is in progress when data of a specific length in the DRAM cell array designated by the input of the overflow signal by the data transfer address counter is transmitted to the SAM.
REFERENCES:
patent: 5001672 (1991-03-01), Ebbers et al.
patent: 5065368 (1991-11-01), Gupta et al.
Kabushiki Kaisha Toshiba
LaRoche Eugene R.
Tran Andrew
LandOfFree
Multiport DRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiport DRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiport DRAM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1212799