Boots – shoes – and leggings
Patent
1990-07-03
1994-03-08
Mai, Tan V.
Boots, shoes, and leggings
364754, 364761, G06F 738
Patent
active
052935582
DESCRIPTION:
BRIEF SUMMARY
TECHNICAL FIELD
This invention relates to an arithmetic apparatus having a multiplier and more particularly to a multiplication, division and square root extraction apparatus and a bus device suitable for high-speed calculation.
BACKGROUND ART
Prior art techniques for carrying out division by approximation using a multiplier are disclosed in U.S. Pat. No. 3,828,175 issued to Amdahl et al.
For increasing the multiplication speed, the arithmetic apparatus uses a multiplier in addition to an adder. Further, for increasing the speed of division and square root extraction, a method of approximation is adopted and the approximation is performed by the multiplier.
One known method of approximation is Newton-Raphson iteration. Newton-Raphson iteration is a method for solving a function using an equation for a tangent to the function. Specifically, the function f(x) is solved by solving the following recurrence formula ##EQU1##
Using this method for dividing A by B, we first rewrite A.div.B as ##EQU2## and use Newton-Raphson iteration to find 1/B.
Given that f(x)=B-(1/x)=0, the recurrence formula is as follows:
Thus, using this method, division can be conducted using only multiplication and subtraction.
In the case of square root extraction, given that ##EQU3## leaving a division term A/x.sub.i. Then, using the relation ##EQU4## 1/A is obtained by Newton-Raphson iteration.
Given that ##EQU5## the recurrence formula is ##EQU6## wherein it becomes possible to obtain the square root only by multiplication, subtraction and a 1/2 times-calculation. The 1/2 times calculation can be realized in a binary computer simply by a shift operation.
Where multiplication, division and square root extraction are conducted by the arithmetic unit, the size of the arithmetic unit required becomes larger as the scale of the calculation increases and the number of bits that have to be handled increases. On the other hand, where a small scale calculation of, say, a width of 33 bits is performed using a large scale arithmetic unit of a width of 66 bits, the time required for the small scale calculation will be the same as that needed for the large scale calculation. This means there is a tradeoff between a scale increase in the arithmetic unit for speed-up of large scale calculations accompanied by difficulty in of high-speed processing in for the small scale calculations and a scale increase in the arithmetic unit for speed-up of small scale calculations accompanied by difficulty in high-speed processing for the large scale calculations.
Thanks to advances in semiconductor device integration technology, it is no longer difficult to increase the scale of arithmetic units provided on a small chip. There is, however, a strong demand for speeding up the operation of the arithmetic unit and thus an urgent need to solve the aforesaid tradeoff problem.
In addition, since the realization of the high-speed processing requires the constituent devices of the arithmetic unit to operate in parallel, countermeasures are also necessary in this direction.
SUMMARY OF INVENTION
One object of the present invention is to provide an arithmetic apparatus capable of continuously conducting multiplication and subtraction processing in approximation processing by Newton-Raphson iteration.
Another object of the present invention is to provide a multiplication, division and square root extraction apparatus which, by simplification of subtraction operations through restrictions placed on subtraction processing, is capable of holding the time required for subtraction to within the unit time required for processing of multiplication.
Another object of the present invention is to provide a multiplication, division and square root extraction apparatus capable of conducting both small scale and large scale calculations at high speed, and a bus device for use therewith.
Another object of the present invention is to provide a multiplication, division and square root extraction apparatus for controlling the merging of small scale calculations and large scale calculat
REFERENCES:
patent: 3631230 (1971-12-01), Chen
patent: 3828175 (1974-08-01), Amdahl et al.
patent: 4477879 (1984-10-01), Wong
patent: 4878190 (1989-10-01), Darley et al.
patent: 4949296 (1990-08-01), Malinowski
patent: 5047973 (1991-09-01), Steiss et al.
patent: 5060182 (1991-10-01), Briggs et al.
Coonen, "An Implementation Guide to a Proposed Standard for Floating-Point Arithmetic", Computer; Jan., 1980; pp. 68-79.
Hitotsumatsu, "Numerical Computation of Elementary Function", Kyoiku-Shuppan, pp. 44-76; Oct. 1963.
IEEE Standard for Binary Floating-Point Arithmetic, ANSI/IEEE Std 754-1985.
Quong et al, "Single-chip accelerators speed floating-point and binary computations", Electronic design, vol. 32, No. 23, Nov. 1984, pp. 246-260.
Proceedings of the IEEE, "Digital Signal Processor for Test and Measurement Environment", vol. 75, No. 9, Sep. 1987, NY, NY.
Elektronik, "Integrierte Signal Prozessoren", by Gluth, vol. 35 No. 18, Sep. 1986, Munche de.
Proceedings, 5th Symposium On Computer Arithmetic, "Elementary Functions on an Array-Processor", by Davis, 1981.
IEEE Transactions on Computerse, "Some Properties of Iterative Square-Rooting Methods using High-Speed Multiplication" by Ramamoorthy, et al., vol. C-21, No. 8, Aug. 1972, New York, NY.
IBM Technical Disclosure Bulletin, "Special-Purpose Hardware Graphics Processor", vol. 31, No. 3, Aug. 1988, NY, NY.
IBM Journal of Research and Development, "New Scalar and Vector Elementary Functions for the IBM System/370", by Agarwal, et al., vol. 30, No. 2, NY, NY.
Asai Takeshi
Kashiwagi Yugo
Kawasaki Shunpei
Kaziwara Hisashi
Kida Hiroyuki
Hitachi Engineering Co. Ltd.
Hitachi Ltd
Mai Tan V.
LandOfFree
Multiplication, division and square root extraction apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiplication, division and square root extraction apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplication, division and square root extraction apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-161345