Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
1998-11-04
2002-11-05
Hjerpe, Richard (Department: 2674)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C345S087000, C345S100000, C345S204000, C349S048000, C349S139000
Reexamination Certificate
active
06476787
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to pixel display circuits and, more particularly, to a pixel display circuit having integrated data and gate multiplexing capabilities.
2. Description of the Related Art
Due to poor charging ability in amorphous silicon thin film transistors (a-Si TFTs) resulting from inherently low TFT transconductance, all commercially available a-Si TFT liquid crystal displays (LCD) include an array of pixel elements connected with row and column metal lines. The row and column drivers require higher transconductance devices. The row and column drivers typically include crystalline silicon technology and are separately fabricated and attached to the a-Si TFT LCDs. Over the years, there have been attempts at integrating some level of multiplexing between the attached crystalline silicon drivers and the pixel array. See for example, U.S. Pat. No. 5,175,446 to R. Stewart. In this way, the number of crystalline drivers needed could be reduced. These prior art designs follow a circuit approach that is commonly used in crystalline silicon circuit designs. Even simple 2:1 level multiplexing schemes at the edge of a pixel array have not been implemented for a-Si TFT LCD circuits. Although not realized for direct view a-Si TFT LCDs, multiplexer circuits have been implemented with some success in smaller displays for example, in light valves, and in poly-silicon technology. Poly-silicon TFTs make it possible to realize a higher transconductance TFT. However, implementing poly-silicon technology on larger and/or high resolution TFT LCDs leads to an unacceptably higher RC load and/or higher bandwidth rates of the rows and columns.
Therefore, a need exists for a circuit for providing integrated data and gate multiplexing for active matrix LCDs without impacting acceptable display limits. A further need exists for a reduction in data drivers and gate drivers to reduce costs of these displays.
SUMMARY OF THE INVENTION
An active matrix display in accordance with the present invention includes a plurality of pixels arranged in an array. At least two transistors are included for coupling to each pixel, and the transistors are positioned within the array for switching the pixels on and off according to data and gate signals. A plurality of control lines are coupled to the transistors of each pixel such that the control lines provide multiplexing signals for at least one of data signal multiplexing and gate signal multiplexing. In one embodiment, the transistors are disposed on a substrate and the pixels are formed over the transistors.
Another active matrix display in accordance with the present invention includes a plurality of pixels arranged in an array including rows and columns. At least two transistors are coupled to each pixel, and the transistors are positioned within the array for switching the pixels on and off. A plurality of data lines running substantially parallel to the columns and a plurality of scan lines running substantially parallel to the rows are also included. The data lines and scan lines are coupled to the transistors of the pixels such that the data lines provide data multiplexing for each pixel and the scan lines provide gate multiplexing for each pixel.
In alternate embodiments of the displays in accordance with the invention, one of the at least two transistors may be shared between adjacent pixels to further reduce gate or data drivers. The pixels may modulate light in a transmissive mode and/or a reflective mode. The array preferably includes rows and columns and the control lines may select the pixels in different rows simultaneously. The simultaneously selected pixels may share a data line. The control lines may include data lines and the simultaneously selected pixels may each use a different data line. The control lines may include scan lines and/or capacitance storage lines. The control lines may be coupled to the transistors by a low impedance contact path which may include a metal, polycrystalline silicon, a capacitor or a combination thereof. The display may include a liquid crystal display, and the transistors preferably include thin film transistors.
The data multiplexing may include L:1 multiplexing where L is an integer greater than one. The gate multiplexing may include m:1 multiplexing where m is an integer greater than one. The data lines may select pixels in different rows simultaneously, or the pixels may share a data line. The display may further include logic circuitry for controlling the multiplexing in accordance with control signals.
These and other objects, features and advantages of the present invention will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
REFERENCES:
patent: 4870396 (1989-09-01), Shiels
patent: 5120964 (1992-06-01), Wieczorek
patent: 5175446 (1992-12-01), Stewart
patent: 5627557 (1997-05-01), Yamaguchi et al.
patent: 5641974 (1997-06-01), den Boer et al.
patent: 5790213 (1998-08-01), Sasaki et al.
patent: 5828429 (1998-10-01), Takemura
patent: 5844538 (1998-12-01), Shiraki et al.
patent: 5903249 (1999-05-01), Koyama et al.
patent: 5952989 (1999-09-01), Koyama
patent: 5982469 (1999-11-01), Awane et al.
patent: 6011530 (2000-01-01), Kawahata et al.
patent: 6115017 (2000-09-01), Mikami et al.
patent: 6295054 (2001-09-01), McKnight
patent: 6310594 (2001-10-01), Libsch et al.
Libsch Frank R.
Schleupen Kai R.
Wisnieff Robert L.
F. Chau & Associates LLP
Hjerpe Richard
Tran Henry N.
LandOfFree
Multiplexing pixel circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiplexing pixel circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplexing pixel circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2954405