Multiplexing DRAM control signals and chip select on a processor

Details Multiplexing DRAM control signals and chip select on a processor Multiplexing DRAM control signals and chip select on a processor

1997-03-07

1999-10-12

Cabeca, John W.

Electrical computers and digital processing systems: memory

Address formation

Address mapping

711105, 711149, 36518903, G06F 1200

Patent

active

059667362

ABSTRACT:
A DRAM controller is incorporated onto an existing microcontroller architecture. Existing chip select signals or other signals on the microcontroller are multiplexed with RAS and CAS signals. The RAS and CAS signals are asserted when an address is within a specific programmable address range and DRAM mode is enabled. The pins selected for RAS and CAS provide regular signals such as chip selects when not in DRAM mode. The timing of the chip select signal signals are adjusted when the chip select signals are utilized as column and row address strobes. Additionally, multiplexed addresses are provided from the microcontroller as well as refresh control. The microcontroller can provide high byte and low byte access by providing an upper column address strobe signal (UCAS) to support access for high byte and word access and a lower column address strobe signal (LCAS) to support low byte and word access. Mid range chip selects provide the UCAS and LCAS signals. A lower chip select signal (LCS) may provide a first RAS signal which is active in a first DRAM mode. The LCS signal is asserted as a first RAS signal when an address within a programmable memory range and the first DRAM mode is enabled. A second RAS signal provides access to a DRAM mapped into the upper half of memory. A mid range chip select pin is multiplexed with the second RAS signal.

REFERENCES:
patent: 5748977 (1998-05-01), Kawasaki et al.
patent: 5822768 (1998-10-01), Shakkarwar
Advanced Micro Devices, "Am 186.TM.EM and Am 188.TM.EM User's Manual with am 186 Instruction Definitions", 1995, pp.1-1 thru 1-6; 2-1 thru 2-9; 3-1 thru 3-18; 4-1 thru 4-9; 5-1 thru 5-12; 6-1 thru 6-2; 7-1 thru 7-35; and 12-1 thru 12-6.
Advanced Micro Devices, "Am 186.TM.EM and Am188.TM.EM High-Performance, 80C186-and 80C188-Compatible, 16-Bit Embedded Microcontrollers", 196, pp 29-48, 52-68, and 93-96.
Advanced MicroDevices, "Am 186.TM.ES and Am 188.TM.ES High-Performance, 80C186-and 80C188-Compatible, 16-Bit Embedded Microcontrollers", 1996, pp. 24-52, and 65-75.

Affiliated with

Also associated with

Rating

Multiplexing DRAM control signals and chip select on a processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiplexing DRAM control signals and chip select on a processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplexing DRAM control signals and chip select on a processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-662751