Multiplexer configuration for programmable logic device

Details Multiplexer configuration for programmable logic device Multiplexer configuration for programmable logic device

2006-02-21

2006-02-21

Tan, Vibol (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S039000, C326S038000

Reexamination Certificate

active

07002370

ABSTRACT:
A multiplexer is configured on a programmable logic device using a plurality of four-input look-up tables chained together. The required number of look-up tables is about one-half the number of inputs of the multiplexer. For an even number of inputs, the number of look-up tables preferably is exactly one-half the number of inputs, while for an odd number of inputs, the number of look-up tables preferably is one-half the number of inputs, plus one-half. The number of control inputs preferably is one more than the number of look-up tables. Preferably, for any one input being a given logic state, and further selected by the one extra input (beyond the number of look-up tables), any particular output may be asserted.

REFERENCES:
patent: 5442306 (1995-08-01), Woo
patent: 5811985 (1998-09-01), Trimberger et al.
patent: 5978260 (1999-11-01), Trimberger et al.
patent: 6097212 (2000-08-01), Agrawal et al.

Affiliated with

Also associated with

Rating

Multiplexer configuration for programmable logic device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiplexer configuration for programmable logic device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplexer configuration for programmable logic device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3708514