Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2011-07-19
2011-07-19
Barnie, Rexford N (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S047000, C326S101000
Reexamination Certificate
active
07982497
ABSTRACT:
The logical functionality of a non-blocking multiplexer-based network is equivalent to a crossbar network with an ingress stage, a middle stage and an egress stage. Crossbar rows of the crossbar network include both outbound and inbound internal connections between other crossbar rows. The multiplexer-based network has corresponding rows and connections. The multiplexer-based network includes rows with an internal multiplexer for each respective outbound internal connection of a corresponding crossbar row. The internal multiplexer includes inputs for signals routable to the respective outbound internal connection. At least one global multiplexer provides a signal selected from a set of inputs that includes each input of the respective crossbar row.
REFERENCES:
patent: 6018523 (2000-01-01), Even
patent: 6370140 (2002-04-01), Nayak
patent: 6693456 (2004-02-01), Wong
patent: 6940308 (2005-09-01), Wong
patent: 6982974 (2006-01-01), Saleh et al.
patent: 7028281 (2006-04-01), Agrawal et al.
patent: 7242216 (2007-07-01), Schmit et al.
patent: 7285487 (2007-10-01), DeHon et al.
patent: 2002/0113619 (2002-08-01), Wong
patent: 2003/0043842 (2003-03-01), Tran
patent: 2004/0150422 (2004-08-01), Wong
patent: 2005/0218928 (2005-10-01), Pani et al.
patent: 2006/0006906 (2006-01-01), Pani et al.
patent: 2007/0268041 (2007-11-01), Pani et al.
patent: 2008/0272806 (2008-11-01), Pani et al.
patent: 2009/0273368 (2009-11-01), Pani et al.
patent: 2010/0244895 (2010-09-01), Pani et al.
patent: WO 2008/109756 (2008-09-01), None
patent: WO 2008/147926 (2008-12-01), None
patent: WO 2008/147927 (2008-12-01), None
patent: WO 2008/147928 (2008-12-01), None
U.S. Appl. No. 12/819,903, filed Jun. 21, 2010, Trimberger.
U.S. Appl. No. 12/819,953, filed Jun. 21, 2010, Trimberger.
Bertacco, V. et al.,Decision Diagrams and Pass Transistor Logic Synthesis, Technical Report No. CSL-TR-97-748, Dec. 1997, pp. 1-12, Stanford University, Computer Systems Laboratory, Stanford, California, USA.
Mehrotra, Rakesh et al., “Comparison between nMOS Pass Transistor Logic style vs. CMOS Complementary Cells,”Proc. of the 1997 IEEE Conference on Computer Design(ICCD'97), Oct. 12, 1997, pp. 1-6, IEEE Computer Society, Los Alamitos, California, USA.
Newman, Peter,Fast Packet Switching for Integrated Services, Dec. 1988, Wolfson College, University of Cambridge Computer Laboratory, Cambridge, United Kingdom.
Barnie Rexford N
Cartier Lois D.
Maunu LeRoy D.
Tran Thienvu V
Xilinx , Inc.
LandOfFree
Multiplexer-based interconnection network does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiplexer-based interconnection network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiplexer-based interconnection network will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2740908