Static information storage and retrieval – Read/write circuit – Parallel read/write
Patent
1997-05-08
1998-10-27
Nguyen, Viet Q.
Static information storage and retrieval
Read/write circuit
Parallel read/write
36518912, 365194, 365236, 365239, G11C 700
Patent
active
058286179
ABSTRACT:
The present invention provides a circuit for distributing data from a number of individual memory cells in a memory array to a common output. The present invention uses a multi-bit counter to distribute a timing signal to a number of sense amplifier blocks. Each of the sense amplifier blocks receives both a data input signal from the memory array and the timing signal at all times. When a particular timing signal is present at a sense amplifier, the output signal containing a fixed width data word is received from the corresponding memory array and is presented to the output. The present invention reduces the number of internal signal lines necessary to implement the control function and allows for easy modification to read multiple width words from the memory array.
REFERENCES:
patent: 4467443 (1984-08-01), Shima
patent: 4876670 (1989-10-01), Nakabayashi et al.
patent: 4985867 (1991-01-01), Ishii et al.
patent: 5220047 (1993-06-01), Matsuda et al.
patent: 5265063 (1993-11-01), Kogure
patent: 5278956 (1994-01-01), Thomsen et al.
patent: 5333294 (1994-07-01), Schnell
patent: 5367486 (1994-11-01), Mori et al.
patent: 5375092 (1994-12-01), Taniguchi et al.
patent: 5412611 (1995-05-01), Hattori et al.
patent: 5426612 (1995-06-01), Ichige et al.
patent: 5471632 (1995-11-01), Gavin et al.
patent: 5506815 (1996-04-01), Hsieh et al.
patent: 5515330 (1996-05-01), Hattori et al.
patent: 5521876 (1996-05-01), Hattori et al.
patent: 5546347 (1996-08-01), Ko et al.
patent: 5587962 (1996-12-01), Hashimoto et al.
patent: 5636176 (1997-06-01), Hashimoto et al.
patent: 5682356 (1997-10-01), Knaack
Roland T. Knaack et al., U.S.S.N. 08/621,487 Memory Array Clocking Scheme to Write and Read Different Word Widths, Filed Mar. 25, 1996.
Roland T. Knaack, U.S.S.N. 08/620,812 Multiple Frequency Memory Array Clocking Scheme for Reading and Writing Width Digital Words, Filed Mar. 29, 1996.
Roland T. Knaack, U.S.S.N. 08/584,530 Multiple Word Width Memory Array Clocking Scheme for Reading Words from a Memory Array, Filed Jan. 11, 1996.
Roland T. Knaack, U.S.S.N. 08/559,983 Multiple Word Width Memory Array Clocking Scheme, Filed Nov. 17, 1995.
Cypress Semiconductor Corp.
Nguyen Viet Q.
LandOfFree
Multiple word width memory array clocking scheme for reading wor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple word width memory array clocking scheme for reading wor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple word width memory array clocking scheme for reading wor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1619347