Computer graphics processing and selective visual display system – Computer graphics display memory system – Addressing
Reexamination Certificate
2005-05-27
2010-02-16
Yang, Ryan R (Department: 2628)
Computer graphics processing and selective visual display system
Computer graphics display memory system
Addressing
C345S502000
Reexamination Certificate
active
07663635
ABSTRACT:
A system and method for memory mapping in a multiple video processor (multi VPU) system is described. In various embodiments, rendering tasks are shared among multiple VPUs in parallel to provide improved performance and capability with minimal increased cost. In various embodiments, multiple VPUs in a system access each other's local memories to facilitate cooperative video processing. In one embodiment, each VPU in the system has the local memories of each other VPU mapped to its own graphics aperture relocation table (GART) table to facilitate access via a virtual addressing scheme. Each VPU uses the same virtual addresses for this mapping to other VPU local memories. This allows the driver to send exactly the same write commands to each VPU, including the numeric value of the destination address for operations such as writing rendered data. Thus, unique addresses need not be generated for each VPU.
REFERENCES:
patent: 5361370 (1994-11-01), Sprague et al.
patent: 5392385 (1995-02-01), Evangelisti et al.
patent: 5428754 (1995-06-01), Baldwin
patent: 5459835 (1995-10-01), Trevett
patent: 5539898 (1996-07-01), Trevett et al.
patent: 5860139 (1999-01-01), Martin
patent: 6191800 (2001-02-01), Arenburg et al.
patent: 6212604 (2001-04-01), Tremblay
patent: 6243107 (2001-06-01), Valtin
patent: 6359624 (2002-03-01), Kunimatsu
patent: 6377266 (2002-04-01), Baldwin
patent: 6476816 (2002-11-01), Deming
patent: 6518971 (2003-02-01), Pesto, Jr.
patent: 6535216 (2003-03-01), Deming
patent: 6642928 (2003-11-01), Deming
patent: 6667744 (2003-12-01), Buckelew
patent: 6677952 (2004-01-01), Baldwin
patent: 6720975 (2004-04-01), Dietrich, Jr.
patent: 6741258 (2004-05-01), Peck et al.
patent: 6816561 (2004-11-01), Potter
patent: 6885376 (2005-04-01), Tang-Petersen
patent: 6956579 (2005-10-01), Diard et al.
patent: 7075541 (2006-07-01), Diard
patent: 2002/0145609 (2002-10-01), Emmot et al.
patent: 2003/0210248 (2003-11-01), Wyatt
patent: 2004/0210788 (2004-10-01), Williams et al.
patent: 2005/0012749 (2005-01-01), Gonzalez et al.
patent: 2005/0041031 (2005-02-01), Diard
patent: 0 712 076 (1996-05-01), None
patent: 1 347 374 (2003-09-01), None
patent: 2 247 596 (1992-03-01), None
Humphreys, et al., “Chromium: A Stream-Processing Framework for Interactive Rendering on Clusters”, ACM Transactions on Graphics ACM USA, vol. 21, No. 3, Jul. 2002, pp. 693-702.
Molnar, et al., “Pixelflow: High Speed Rendering Using IMAE Composition”, Computer Graphics Proceedings., Annual Conference Series, vol. 26, No. 2, Jul. 1992, pp. 231-237.
Correa, et al, “Out-of-Core Sort-First Parallel Rendering for Cluster-Based Tiled Displays”, Parallel Computing, Elsevier Publishers, Amsterdam, NL, vol. 29, No. 3, Mar. 2003, pp. 325-338.
Humphreys, et al., “WIREGL: A Scalable Graphics System for Clusters”, Computer Graphics SIGGRAPH 2001, Conference Proceedings. Los Angeles, CA, Aug. 12-17, 2001, pp. 129-140.
Stoll, et al., “Lightning-2: A High-Performance Display Subsystem for PC Clusters”, Computer Graphics, SIGGRAPH 2001, Conference Proceedings. Los Angeles, CA Aug. 12-17, 2001, pp. 141-148.
Nonaka, et al., “Hybrid Hardware-Accelerated Image Composition for Sort-Last Parallel Rendering on Graphics Clusters With Commodity Image Compositor”, Volume Visualization and Graphics, Oct. 2004, IEEE Symposium on Austin, TX, pp. 17-24.
Eldridge, et al., “Pomergranate: A Fully Scalable Graphics Architecture”, Computer Graphics. SIGGRAPH 2000 Conference Proceedings. New Orleans, LA, Jul. 23-28, pp. 443-454.
Leiserson, et al., “The Network Architecture of the Connection Machine CM-05”,SPAA 92 4th Annual ACM Symposium on Parallel Algorithms and Architectures ACEM New York, NY, 1992, pp. 272-285.
Molnar, et al., “A Sorting Classification of Parallel Rendering”, IEEE Computer Graphics and Applications, IEEE Service Center, New York, NY, vol. 14, No. 4, Jul. 1994, pp. 23-32.
Feng, et al., “Extending Open MP for Heterogeneous Chip Multiprocessors”, Parallel Processing, 2003. Proceeedings. 2003 International Conference on Oct. 6-9, 2003, Piscataway, NJ, pp. 161-168.
Whitman, Scott, “Dynamic Load Balancing for Parallel Polygon Rendering”, IEEE Computer Graphics and Applications, IEEE Service Center, New York, NY, US, vol. 14, No. 4, Jul. 1, 1994, pp. 41-48.
Yung, N.H.C. et al., “Fast and Parallel Video Encoding by Workload Balancing”, Systems, Man, and Cybernetics, Oct. 11, 1998, IEEE International Conference on San Diego, CA, vol. 5, pp. 4642-4647.
Nvidia Corporation, “High Resolution Antialiasing Through Multisampling”, Technical Brief, 2002, 9 Pages.
Lin, et al. “An Anti-Aliasing Method for Parallel Rendering” Computer Graphics International, 1998. pp. 228-235.
Furber S B, “VLSI RISC Architecture and Organisation”, New York, Marcel Dekker, US, 1989, pp. 105-109.
Cheng Jeffrey Gongxian
Koduri Raja
Rogers Philip J.
Semiannikov Dmitry
ATI Technologies Inc.
Courtney Staniford & Gregory LLP
Yang Ryan R
LandOfFree
Multiple video processor unit (VPU) memory mapping does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple video processor unit (VPU) memory mapping, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple video processor unit (VPU) memory mapping will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4154216