Multiple-valued logic circuit

Details Multiple-valued logic circuit Multiple-valued logic circuit

1996-05-22

1998-06-30

Westin, Edward P.

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Negative resistance device

326123, 326134, H03K 1770

Patent

active

057739960

ABSTRACT:
A multiple-valued logic circuit includes a first device, a second device, a signal source, and a signal output terminal. The second device is connected in series with the first device. The signal source supplies an oscillating voltage across a series circuit consisting of the first device and the second device. The first device is constituted by at least one unit device having first and second main terminals and exhibiting voltage-current characteristics including negative differential resistance characteristics for obtaining a peak current between the first and second main terminals. The second device is constituted by at least two series-connected unit devices each having first and second main terminals and exhibiting voltage-current characteristics including variable negative differential resistance characteristics for obtaining a peak current changing between the first and second main terminals. The signal output terminal is connected to at least one of contacts between the unit devices constituting the series circuit.

REFERENCES:
patent: 4242595 (1980-12-01), Lehovec
patent: 5313117 (1994-05-01), Maezawa
patent: 5428224 (1995-06-01), Hayashi et al.
patent: 5537076 (1996-07-01), Fuji
Mayeda W., "Diode Circuit", IBM Technical Disclosure Bulletin, vol. 3, No. 10, Mar. 1961, p. 77.
Baskin, H. B., "N-Valued Logic Circuit", IBM Technical Disclosure Bulletin, vol. 3, No. 10, Mar. 1961, p. 81.
Akmenkalns, I. G., "Odd-Even Circuit", IBM Technical Disclosure Bulletin, vol. 4, No. 12, May 1962, p. 76.
Explanation of "Multiple-Valued ECL Quantization Circuit" T. Higuchi and M. Kameyama, Multiple-Valued Digital Processing System (Shokado, 1989) p. 77.
"Multivalued SRAM Cell Using Resonant Tunneling Diodes" by Sen-Jung Wei and Hung Chang Lin IEEE Journal of Solid-State Circuits. vol. 27, No. 2 Feb. 1992, pp. 212-216.
M. W. Dellow, P.H. Beton, M. Henini, P. C. Main, L. Eaves, S. P. Beaumont, and C. D. W. Wilkinson, "Gated resonant tunneling devices," Electron. Lett., 27(2), 134-136 (1991).
K. Maezawa and T. Mizutani, "A new resonant tunneling logic gate employing monostable bistable transition," Jpn. J. Appl. Phys. Pt. 2,32(1A-B), L42-44 (1993).

Affiliated with

Also associated with

Rating

Multiple-valued logic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple-valued logic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple-valued logic circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1863884