Multiple transparent access to in put peripherals

Details Multiple transparent access to in put peripherals Multiple transparent access to in put peripherals

1997-05-21

1999-10-26

Lee, Thomas C.

Electrical computers and digital data processing systems: input/

Input/output data processing

Input/output data buffering

326 56, 36518905, 36523008, 711118, G06F 1314

Patent

active

059744839

ABSTRACT:
A ring buffer in accordance with the invention includes a plurality of registers that form a circular sequence of registers. A write pointer references one of the registers. A plurality of read pointers correspond respectively to a plurality of data consumers. Each read pointer references one of the registers. Upon receiving a new data element, the data element is written to the register that is referenced by the write pointer, and the write pointer is advanced. Upon receiving a request from a data consumer, a data element is read from the register referenced by the read pointer corresponding to the data consumer, and the read pointer is advanced.

REFERENCES:
patent: 5414455 (1995-05-01), Hooper et al.
patent: 5506809 (1996-04-01), Csoppenszky et al.

Affiliated with

Also associated with

Rating

Multiple transparent access to in put peripherals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple transparent access to in put peripherals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple transparent access to in put peripherals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-776027