Multiple stage method and system for sensing outputs from...

Details Multiple stage method and system for sensing outputs from... Multiple stage method and system for sensing outputs from...

2007-04-10

2007-04-10

Nguyen, Tan T. (Department: 2827)

Static information storage and retrieval

Read/write circuit

Differential sensing

C365S158000, C365S189070

Reexamination Certificate

active

11150014

ABSTRACT:
A method or circuit is disclosed for sensing an output of a predetermined memory cell having a high resistance state or a low resistance state. A predefined voltage is applied to the predetermined memory cell to generate an output current reflecting a resistance of the predetermined memory cell, and to one or more reference memory cells to generate a first reference current reflecting the high resistance state, and a second reference current reflecting the low resistance state. A first differential value is provided to represent the difference between the output current and the first reference current. A second differential value is provided to represent the difference between the output current and second reference current. The first differential value with the second differential value to generate a digital output representing the resistance state of the predetermined memory cell.

REFERENCES:
patent: 6469929 (2002-10-01), Kushnarenko et al.
patent: 6490192 (2002-12-01), Thewes et al.
patent: 6845052 (2005-01-01), Ho et al.

Affiliated with

Also associated with

Rating

Multiple stage method and system for sensing outputs from... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple stage method and system for sensing outputs from..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple stage method and system for sensing outputs from... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3758351