Multiple row address strobe DRAM architecture to improve bandwid

Details Multiple row address strobe DRAM architecture to improve bandwid Multiple row address strobe DRAM architecture to improve bandwid

1997-06-16

2000-02-15

Thai, Tuan V.

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

711111, 711147, 3652335, 36523003, G06F 1200

Patent

active

060264667

ABSTRACT:
A multibank DRAM memory is described having individual row address strobe bar (RASB) and column address strobe bar (CASB) signals. Logically, only one row can be activated in each memory bank at a time and column access can be performed on one memory bank at a time. A token state machine is used to coordinate column access. In a first embodiment, two banks are utilized having respective asynchronous RASB signals transmitted from an external source. In a second embodiment, N DRAM memory banks are utilized having respective asynchronous internal RASB (IRASB) and internal CASB (ICASB) signals. A global RASB signal and a RASB identifier signal (RID) is used to generate the N IRASB and ICASB signals. The RID signal identifies a particular IRASB signal that is to be generated. The token state machine is operated in a round robin manner. In a third embodiment, the N DRAM memory banks are operated in a synchronous manner. The operation of the DRAM memory in this manner overlaps the precharge period associated with accessing one bank with the concurrent access of another bank.

REFERENCES:
patent: 4470042 (1984-09-01), Barnich et al.
patent: 4704697 (1987-11-01), Kiremidjian et al.
patent: 5155834 (1992-10-01), Ryan et al.
patent: 5237566 (1993-08-01), Brand et al.
patent: 5657285 (1997-08-01), Rao
patent: 5751656 (1998-05-01), Schaefer
MoSys Preliminary Information sheet, MoSys Home Page, url/www.mosys.com, Apr. 1, 1997.
"The MoSys Multibank.TM. Architecture" (MoSys Incorporated Technology Whitepaper, Jul. 1994, p. 7.

Affiliated with

Also associated with

Rating

Multiple row address strobe DRAM architecture to improve bandwid does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple row address strobe DRAM architecture to improve bandwid, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple row address strobe DRAM architecture to improve bandwid will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1915210