Multiple-processing and contamination-free plasma etching system

Chemistry: electrical and wave energy – Apparatus – Coating – forming or etching by sputtering

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

118 50, 118729, 156345, 20429825, 20429835, 414217, 414222, 414225, C23C 1456, H01L 2102

Patent

active

053445422

ABSTRACT:
The present invention includes plural plasma etching vessels and a wafer queuing station arrayed with a wafer transfer arm in a controlled environment. Wafers are movable within the controlled environment one at a time selectably between the several plasma vessels and the wafer queuing station without atmospheric or other exposure so that possible contamination of the moved wafers is prevented. The system is selectively operative in either single-step or multiple-step processing modes, and in either of the modes, the several plasma etching vessels are operable to provide a desirably high system throughput. In the preferred embodiment, the several plasma vessels and the queuing station are arrayed about a closed pentagonal locus with the wafer transfer arm disposed within the closed locus. The wafer transfer arm is movable in R and TT between the several plasma etching vessels and the wafer queuing station, and selectably actuatable vacuum locks are provided between each of the plasma etching vessels and the R and TT movable wafer transfer arm to both maintain an intended atmospheric condition and to allow wafer transport therethrough. The plasma vessels each include first and second water-cooled electrodes that are movable relatively to each other so as to provide a selectable gap dimension therebetween. One of the electrodes includes a selectively movable pedestal portion slidably mounted thereto that is cooperative with the R and TT movable wafer transfer arm to load and unload wafers respectively into and out of the associated plasma vessel. The wafer transfer arm is operative to pick-up the wafers by back-side and peripheral wafer contact only, which therewith prevents possible front-side contact-induced contamination of the wafer surfaces. A sensor on the transfer arm is operative to provide a signal indication of proper wafer seating.

REFERENCES:
patent: D275032 (1984-08-01), Maher, Jr. et al.
patent: 3973665 (1976-08-01), Giammanco
patent: 4094722 (1978-06-01), Yamamoto et al.
patent: 4149923 (1979-04-01), Uehara et al.
patent: 4208159 (1980-06-01), Uehara et al.
patent: 4318767 (1982-03-01), Hijikata et al.
patent: 4381965 (1983-05-01), Maher, Jr. et al.
patent: 4405435 (1983-09-01), Tateishi et al.
patent: 4473435 (1984-09-01), Zafiropoulo et al.
patent: 4477311 (1984-10-01), Mimura et al.
patent: 4483651 (1984-11-01), Nakane et al.
patent: 4498416 (1985-02-01), Bouchaib
patent: 4534314 (1985-08-01), Ackley
patent: 4542712 (1985-09-01), Sato et al.
patent: 4547247 (1985-10-01), Warenback et al.
patent: 4548699 (1985-10-01), Hutchinson
patent: 4550239 (1985-10-01), Uehara et al.
patent: 4563240 (1986-01-01), Shibata et al.
patent: 4584045 (1986-04-01), Richards
patent: 4587002 (1986-05-01), Bok
patent: 4592306 (1986-06-01), Gallego
patent: 4622918 (1986-11-01), Bok
patent: 4657618 (1987-04-01), Spencer et al.
patent: 4661196 (1987-04-01), Hockersmith et al.
patent: 4661228 (1987-04-01), Mintz
patent: 4664062 (1987-05-01), Kamohara et al.
patent: 4668338 (1987-05-01), Maydan et al.
patent: 4668365 (1987-05-01), Foster et al.
patent: 4670126 (1987-06-01), Messer et al.
patent: 4674621 (1987-06-01), Takahashi
patent: 4675096 (1987-06-01), Tateishi et al.
patent: 4705951 (1987-11-01), Layman et al.
patent: 4713551 (1987-12-01), Layman et al.
patent: 4715764 (1987-12-01), Hutchinson
patent: 4715921 (1987-12-01), Maher et al.
patent: 4717461 (1988-01-01), Strahl et al.
patent: 4724621 (1988-02-01), Hobson et al.
patent: 4756815 (1988-07-01), Turner et al.
patent: 4763602 (1988-08-01), Madan et al.
patent: 4770590 (1988-09-01), Hugues et al.
patent: 4775281 (1988-10-01), Prentakis
patent: 4776918 (1988-10-01), Otsubo et al.
patent: 4825808 (1989-05-01), Takahashi et al.
patent: 4851101 (1989-07-01), Hutchinson
patent: 4852516 (1989-08-01), Rubin et al.
patent: 4909695 (1990-03-01), Hurwitt et al.
patent: 4951601 (1990-08-01), Maydan et al.
patent: 5013385 (1991-05-01), Maher et al.
patent: 5013400 (1991-05-01), Kurasaki et al.
patent: 5076205 (1991-12-01), Vowles et al.
patent: 5102495 (1992-04-01), Maher et al.
Equipment Frontiers, "Wafer Handling Robot", Solid State Technology, Jan., 1985.
Makimoto, T., Nagatomo, H., "Automation in Semiconductor Manufacturing", pp. 11-15, IEEE, 1982.
Hanley, P. R., "Automation of Front-End Processing Equipment For VLSI Fabrication", Varian Associates, Extrion Division, pp. 99-105.
Reid, B. K., Shott, J. D., Meindl, J. D., "Wafer Fabrication and Process Automation Research at Stanford University", Solid State Technology, Jul., 1984, pp. 126-132.
Huff, H. R., Holt, R. F. "Computer Automated IC Manufacturing Demands ULSI Wafers", Solid State Technology, Sep., 1985, pp. 193-194.
Wu, N. G., "Automated Wafer Production", Processing and Device Technology Advancements, IEEE International Solid-State Circuits Conference, 1980, pp. 208-209.
Miyake, M., Sato, Y., Asakawa, M., Harada, H., "Fully Automated LSI Fabrication Technology Using Wafer Cassette Transportation System", Musashino Electrical Communication Laboratory, N.T.T., pp. 66-67, Musashino, Tokyo.
Brunner, R. H., et al., "Automated Semiconductor Line Speeds Custom Chip Production", Electronics, Jan. 27, 1981, pp. 121-127.
Smith, G., "Computer-Aided LSI Circuit Manufacturing Process Control", IBM Federal Systems Division, IEEE, 1980, pp. 248-250.
Fischetti, M. A., "Chip Fabricators Run the `Anchor Leg` In Producing a Complex Chip in the Allotted Time; They Begin on Day 15 and Finish on Day 31", IEEE, 1984, pp. 35-39.
SME Technical Paper, "Automated Wafer Processing", Society of Manufacturing Engineers, 1984, pp. 1-7.
Semiconductor International, "Contents", vol. 8, No. 10, Oct. 1985.
Plasma Industry Service, Synoposis Report, Salzer Technology Enterprises, Inc., Dec., 1983.
Tegal, Detailed Technical Specifications, Apr. 27, 1984.
Lavine, R. E., "Thin Film Sputtering Improved by Handling Disks Individually", Vacuum Technology Research and Division, Mar., 1985, pp. 111-115.
Borden, P. G., "Casey Jones Would Have Manufactured His IC Devices This Way", Industrial Research, vol. 25, p. 99, Jul., 1983.
Mehler, M., "Gear Cos. Inch To Integrated Fab Lines In Anti-Contaminant Drive", Electronic News, vol. 29, p. 1, May 30, 1983.
"Backed By Significant Venture Capital, Chip Start-ups Flourish", Computerworld, Aug. 27, 1984.
The System 1000, The Semi Group RIE System 100 TC, 6 pages, believed to be published sometime before Mar., 1985, printed in California and available as a machine data sheet in the United States.
GIR 200, Plasma Cassette to Cassette R.I.E.-Planar Plasma Etcher, CIT Alcatel, 10 pages, believed to be published sometime before Feb., 1984, printed in France and available as a machine data sheet in the United States.
Omni-Etch 10000 Dry Processing System, Perkin-Elmer, 8 pages, dated Sep., 1982, available as a machine data sheet in the United States.
Vactronic PDS-5000 Distributed Multichamber Plasma Processing System 4 pages, believed to be available sometime in 1981, printed in New York and available as a machine data sheet in the United States.
AutoEtch 480 . . . , 3 pages, believed to be published by Apr., 1982, and available as a machine data sheet in the United States.
Reactive Ion Etching Parameters, Anelva, 4 pages, dated Jan., 1981, printed in California and available as a machine data sheet in the United States.
Single Wafer, High Throughput Plasma Inline 801 Polysilicon and Nitride Etcher, Tegal Corp., 4 pages, Oct. 24, 1983, press release.
Plasma Inline 803 Oxide Dry Etcher, Tegal Corp., 5 pages, dated 1983, printed in California and available as a machine data sheet in the United States.
5000 Planar Etcher, Dionex, 4 pages, Bulletin No. 5000, dated 1979, printed in California and available as a machine data sheet in the United States.
Dionex 5400: Programmable Planar System, 4 pages, Bulletin No. 5400, dated 1979, printed in California and available as a machine data sheet in the United States.
1521, Cassette-to -cassette RIE/plasma production etcher, Tegal Corp., 1 page, apparently dated Apr. 27, 1984, printed in California and available as a machine data sheet in the Unite

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multiple-processing and contamination-free plasma etching system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple-processing and contamination-free plasma etching system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple-processing and contamination-free plasma etching system will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1327483

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.