Multiple phase shifted clocks generation using a minimal set of

Details Multiple phase shifted clocks generation using a minimal set of Multiple phase shifted clocks generation using a minimal set of

1995-05-24

1996-06-18

Chin, Stephen

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

375374, H03D 324

Patent

active

055286380

ABSTRACT:
An inventive apparatus for generating a plurality of phase-shifted clocks on an IC, including a PLL disposed at a first location for generating a reference clock and a reference voltage, local clock generation circuit disposed at a second location, and a first conductor coupling to both the PLL and the local clock generation circuit for furnishing the reference clock from the PLL to the local clock generation circuit. The inventive apparatus further includes a second conductor coupling to both the PLL and the local clock generation circuit for furnishing the reference voltage from the PLL to the local clock generation circuit; wherein the plurality of phase-shifted clocks are generated at the second location, responsive to the reference voltage and the reference clock, using the local clock generation circuit.

REFERENCES:
patent: 4926447 (1990-05-01), Corsetto et al.
patent: 5119045 (1992-06-01), Sato
patent: 5122679 (1992-06-01), Ishii et al.

Affiliated with

Also associated with

Rating

Multiple phase shifted clocks generation using a minimal set of does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple phase shifted clocks generation using a minimal set of , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple phase shifted clocks generation using a minimal set of will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-229329