Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Clock or pulse waveform generating
Patent
1994-11-17
1996-05-14
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Clock or pulse waveform generating
327291, 327269, 327284, 377 78, H03K 300
Patent
active
055171478
ABSTRACT:
A multiple-phase clock signal generator includes a phase-locked loop (PLL) for generating an oscillating signal having a predetermined frequency, a counter driven by the oscillating signal and having a plurality of outputs, and a plurality of combinational logic gates each having a plurality of inputs and an output. Selected ones of the inputs of each combinational logic gate are coupled to selected outputs of the counter to produce, at the output of each combinational logic gate, a clock signal having a particular phase. Different combinations of the outputs of the counter can be used to generate different phases.
REFERENCES:
patent: 3168700 (1965-02-01), Gesek
patent: 3325741 (1967-06-01), Arya
patent: 3327225 (1967-06-01), Schell
patent: 3448295 (1969-06-01), Wanlass
patent: 3493884 (1970-02-01), Kulp
patent: 3539938 (1970-11-01), Heimbigner
patent: 3590280 (1971-06-01), Hudson
patent: 3801827 (1974-04-01), Sequin
patent: 3921079 (1975-11-01), Heffner
patent: 4417158 (1983-11-01), Ito
patent: 4475085 (1984-10-01), Yahata et al.
patent: 4554465 (1985-11-01), Koike
patent: 4654599 (1987-03-01), Zbinden
patent: 4692932 (1987-09-01), Denhez et al.
patent: 4877974 (1989-10-01), Kawai
patent: 5124572 (1992-06-01), Mason et al.
patent: 5128554 (1992-07-01), Hoshizaki
patent: 5142247 (1992-08-01), Lada, Jr. et al.
patent: 5173617 (1992-12-01), Alsup et al.
patent: 5204555 (1993-04-01), Graham et al.
patent: 5373254 (1994-12-01), Nakauchi et al.
Motorola, H4C.TM. Series CMOS Gate Arrays Design Reference Guide, Preliminary, 1993.
IBM Microelectronics Division, Penta CMOS5L Logic Products Data Book, Preliminary, V1.1, Nov. 15, 1993.
Burroughs William G.
Manzella Joseph A.
Neely Andrew
Callahan Timothy P.
Unisys Corporation
Wells Kenneth B.
LandOfFree
Multiple-phase clock signal generator for integrated circuits, c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple-phase clock signal generator for integrated circuits, c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple-phase clock signal generator for integrated circuits, c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1898863