Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2008-11-18
2011-12-27
An, Meng (Department: 2195)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C718S104000, C711S121000, C711S122000, C711S130000, C711S151000, C711S158000, C712S032000, C712S207000
Reexamination Certificate
active
08087024
ABSTRACT:
In general, in one aspect, the disclosure describes a processor that includes an instruction store to store instructions of at least a portion of at least one program and multiple engines coupled to the shared instruction store. The engines provide multiple execution threads and include an instruction cache to cache a subset of the at least the portion of the at least one program from the instruction store, with different respective portions of the engine's instruction cache being allocated to different respective ones of the engine threads.
REFERENCES:
patent: 5276848 (1994-01-01), Gallagher et al.
patent: 5809530 (1998-09-01), Samra et al.
patent: 5946711 (1999-08-01), Donnelly
patent: 6021471 (2000-02-01), Stiles et al.
patent: 6049867 (2000-04-01), Eickemeyer et al.
patent: 6078994 (2000-06-01), Carey
patent: 6427192 (2002-07-01), Roberts
patent: 6446143 (2002-09-01), Razdan et al.
patent: 6574712 (2003-06-01), Kahle et al.
patent: 6606704 (2003-08-01), Adiletta et al.
patent: 6668317 (2003-12-01), Bernstein et al.
patent: 6862027 (2005-03-01), Andrews et al.
patent: 6915415 (2005-07-01), Mayfield et al.
patent: 6931489 (2005-08-01), DeLano et al.
patent: 6961827 (2005-11-01), Shanahan et al.
patent: 7120755 (2006-10-01), Jamil et al.
patent: 2002/0069341 (2002-06-01), Chauvel et al.
patent: 2002/0073282 (2002-06-01), Chauvel et al.
patent: 2002/0181476 (2002-12-01), Badamo et al.
patent: 2003/0041228 (2003-02-01), Rosenbluth et al.
patent: 2003/0088610 (2003-05-01), Kohn et al.
patent: 2003/0126365 (2003-07-01), Jamil et al.
patent: 2004/0088487 (2004-05-01), Barroso et al.
patent: 2004/0148472 (2004-07-01), Barroso et al.
patent: 2005/0044319 (2005-02-01), Olukotun
patent: 2005/0044320 (2005-02-01), Olukotun
patent: 2005/0050306 (2005-03-01), Lakshmanamurthy et al.
File history of U.S. Appl. No. 10/704,286 with various dates.
File history of U.S. Appl. No. 10/704,432 with various dates.
Final Office Action for U.S. Appl. No. 10/704,432, mailed Aug. 31, 2006.
Advisory Action for U.S. Appl. No. 10/704,432, dated Oct. 19, 2006.
International Application No. PCT/US2004/035923 International Preliminary Report on Patentability dated Oct. 12, 2006.
Pending U.S. Appl. No. 10/704,432, filed Nov. 6, 2003, inventor Lakshmanamurthy; Final Office Action dated Aug. 31, 2006.
International Application No. PCT/US2004/035923 International Search Report & Written Opinion dated Sep. 7, 2006.
Use of a Small L2 as a Prefetch Buffer, IBM Technical Disclosure Bulletin, IBM Corp.. New York, US vol. 36, No. 12, Dec. 1, 1993, pp. 311-312, XP000418980.
Yen-Kuang Chen, et al.: Evaluating and improving Performance of Multimedia Applications on Simultaneous Multi-Threading; Parallel and Distributed Systems, 2002. Proceedings, 9th International Conference on Dec. 17-20, 2002; Piscataway, NJ, USA IEEE, pp. 529-534, XP010628954.
Pending U.S. Appl. No. 10/704,286 Final Office Action dated Aug. 23, 2006.
Shah: Understanding Network Processors, Version 1.0, Sep. 4, 2001, 93 pages.
Gwennap et al: A Guide to Network Processors; 2nd Edition; Nov. 2001, The Linley Group, 16 pages.
The Next Generation of Intel IXP Network Processors; Intel Technology Journal, vol. 6, Issue 03; Aug. 15, 2002; ISSN 1535766X, 15 pages.
Intel IXP1200 Network Processor Family; Hardware Reference Manual; Aug. 2001; Part No. 278303-008; 272 pages.
Patterson et al: Computer Organization & Design; The Hardware/Software Interface; 2nd Edition; 1998; 4 pages.
Chandra Prashant R.
Lakshmanamurthy Sridhar
Liao Wilson Y.
Miin Jeen-Yuan
Pun Yim
Al Kawsar Abdullah
An Meng
Intel Corporation
LandOfFree
Multiple multi-threaded processors having an L1 instruction... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple multi-threaded processors having an L1 instruction..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple multi-threaded processors having an L1 instruction... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4254923