Multiple memory addressing using adjustable chip select

Details Multiple memory addressing using adjustable chip select Multiple memory addressing using adjustable chip select

1996-04-12

1998-11-10

Chan, Eddie P.

Electrical computers and digital processing systems: memory

Addressing combined with specific memory configuration or...

711 2, 711 5, 711201, 711202, G06F 1200

Patent

active

058359265

ABSTRACT:
By overlaying two memory banks to form a single, monolithic memory and setting a movable boundary point between those two banks, one can exceed the fixed addressing capability of a microprocessor. By moving the boundary, one can then access common-value memory locations in one or the other of the memory regions. The manipulation of the boundary can be performed by a microprocessor.

REFERENCES:
patent: 3742458 (1973-06-01), Inoue et al.
patent: 4376972 (1983-03-01), Johnson et al.
patent: 4400794 (1983-08-01), Koos
patent: 4888687 (1989-12-01), Allison et al.
patent: 5187792 (1993-02-01), Dayan et al.
patent: 5210850 (1993-05-01), Kelly et al.
patent: 5237669 (1993-08-01), Spear et al.
patent: 5301343 (1994-04-01), Alvarez
patent: 5303360 (1994-04-01), Hilton et al.
patent: 5329631 (1994-07-01), Ishibashi et al.
patent: 5566309 (1996-10-01), Tamura
patent: 5577221 (1996-11-01), Liu et al.
Intel Corporation, "16-/32-Bit Embedded Processor Handbook," Year 1991, pp. 1-59--1-127.

Affiliated with

Also associated with

Rating

Multiple memory addressing using adjustable chip select does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple memory addressing using adjustable chip select, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple memory addressing using adjustable chip select will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1529097