Multiple level transistor abstraction for dynamic circuits

Details Multiple level transistor abstraction for dynamic circuits Multiple level transistor abstraction for dynamic circuits

2006-11-07

2006-11-07

Thompson, A. M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C717S124000

Reexamination Certificate

active

07134105

ABSTRACT:
A method and apparatus for improved formal equivalence checking to verify the operation of components in a VLSI integrated circuit. The present invention enhances previous techniques for dynamic circuits by generating a multi-level transistor abstraction for dynamic circuits. Two-levels of abstracted code are generated. First, an abstracted legal Verilog® is generated for the evaluate phase of a dynamic circuit. Second, “comment-logic” in Verilog® syntax is generated for the pre-charge phase of the dynamic circuit. Using the method and apparatus of the present invention, it is possible to obtain a multi-level transistor abstraction for both the “clk=0” and the “clk=1” conditions. The binary decision diagram property of the circuit being analyzed is used to generate multi-level representations for both the pre-charge (clk=0) and the evaluate phases (clk=1). The multi-level abstracted model of the present invention has several advantages over the prior art. The legal Verilog® can be used for traditional simulation and equivalency verification, ATPG. The “comment logic” can be used with a property checking tool to verify that the clock connectivity is correct. In addition, the present invention has the advantage of being able to generate legal Verilog® with pre-charge for verification against RTL with detailed pre-charge information.

REFERENCES:
patent: 6305003 (2001-10-01), McBride
patent: 6470482 (2002-10-01), Rostoker et al.
patent: 6493852 (2002-12-01), Narain et al.
patent: 6711722 (2004-03-01), Parashkevov et al.
patent: 6760891 (2004-07-01), Chng
patent: 6848090 (2005-01-01), Jain et al.
patent: 6851095 (2005-02-01), Srinivasan et al.
patent: 2003/0110458 (2003-06-01), Jain et al.
Jolly, Simon, et al., “Automated Equivalence Checking of Switch Level Circuits,” Design Automation Conference, Jun. 10-14, 2002.
Kuehlmann, Andreas, et al., “Verity—A formal verification program for custom CMOS circuits,” IBM J. Res. Develop., vol. 39, No. 1/2, Jan./Mar. 1995, pp. 149-165.

Affiliated with

Also associated with

Rating

Multiple level transistor abstraction for dynamic circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple level transistor abstraction for dynamic circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple level transistor abstraction for dynamic circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3659527