Multiple level built-in self-test controller and method...

Details Multiple level built-in self-test controller and method... Multiple level built-in self-test controller and method...

2001-05-16

2004-07-06

Beausoliel, Robert (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S031000, C714S718000, C714S733000, C365S201000

Reexamination Certificate

active

06760865

ABSTRACT:

FIELD OF THE INVENTION
This invention relates generally to testing of integrated circuits, and more specifically, to testing of memories on integrated circuits.
BACKGROUND OF THE INVENTION
Memory built-in self-test (BIST) circuitry is commonly found on integrated circuits having embedded memory for the purpose of verifying that the embedded memory may be written and/or read properly over the life of the integrated circuits. In such forms, the embedded memory is dynamic random access memory (DRAM) or static random access memory (SRAM) as there are known fixed test algorithms which may commonly be used for various circuit and process implementations of volatile memory. Users of such integrated circuits are typically unaware of the BIST circuitry which functions primarily as a manufacturing test mechanism. For this reason and others, there is a desire to minimize the amount of die area that is used for the BIST function.
Integrated circuits are commonly using embedded memories that are non-volatile. These non-volatile memories, other than Read-Only Memories (ROMs), are generally more complex to test than volatile memories. For example, non-volatile memories are implemented with various memory cell circuit designs and using different processing technologies. Additionally, some circuit designs have embedded memory arrays using different non-volatile memory types, such as flash (bulk erased) or electrically erasable (byte/word erasable). Different erasing, programming, read and stress algorithms are required for each different type of non-volatile memory. Such integrated circuits as a result generally have not implemented built-in self-test controllers. When testing of integrated circuits having non-volatile memory arrays is performed, increased test time and cost is typical because of the increased test complexity as compared with the testing of embedded volatile memories.


REFERENCES:
patent: 5617531 (1997-04-01), Crouch et al.
patent: 5675545 (1997-10-01), Madhavan et al.
patent: 5961653 (1999-10-01), Kalter et al.
patent: 5995731 (1999-11-01), Crouch et al.
patent: 6076177 (2000-06-01), Fontenot et al.
patent: 6151692 (2000-11-01), Smitlener et al.
patent: 6643807 (2003-11-01), Heaslip et al.
patent: 6658611 (2003-12-01), Jun
patent: 6665817 (2003-12-01), Rieken
patent: 2003/0120974 (2003-06-01), Adams et al.
Alfred L. Crouch, “Design-for-Test for Digital IC's and Embedded Core Systems”, 1999 by Prentice Hall, pp. 218-235.
Jeffrey Dreibelbis et al, “Processor-Based Built-In Self-Test for Embedded DRAM”, IEEE Journal of Solid State Circuits, vol. 33, No. 11, Nov. 1998, pp. 1731-1739.

Affiliated with

Also associated with

Rating

Multiple level built-in self-test controller and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple level built-in self-test controller and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple level built-in self-test controller and method... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3188935