Multiple instruction execution mode resource-constrained device

Details Multiple instruction execution mode resource-constrained device Multiple instruction execution mode resource-constrained device

2011-07-12

2011-07-12

Alrobaye, Idriss N (Department: 2183)

Electrical computers and digital processing systems: processing

Processing control

Mode switch or change

C712S202000

Reexamination Certificate

active

07979685

ABSTRACT:
A resource-constrained device comprises a processor configured to execute multiple instruction streams comprising multiple instructions having an opcode and zero or more operands. Each of the multiple instruction streams is associated with one of multiple instruction execution modes having an instruction set comprising multiple instruction implementations. At least one of the multiple instruction implementations is configured to change the processor from a first instruction execution mode to a second instruction execution mode. The processor comprises an instruction fetcher configured to fetch an instruction from one of the multiple instruction streams based at least in part upon a current instruction execution mode.

REFERENCES:
patent: 5542059 (1996-07-01), Blomgren
patent: 5598546 (1997-01-01), Blomgren
patent: 5634046 (1997-05-01), Chatterjee et al.
patent: 5638525 (1997-06-01), Hammond et al.
patent: 5781457 (1998-07-01), Cohen et al.
patent: 5781750 (1998-07-01), Blomgren et al.
patent: 5802519 (1998-09-01), De Jong
patent: 5805918 (1998-09-01), Blomgren et al.
patent: 5884057 (1999-03-01), Blomgren et al.
patent: 5925123 (1999-07-01), Tremblay et al.
patent: 5930363 (1999-07-01), Stanford et al.
patent: 6052690 (2000-04-01), de Jong
patent: 6094656 (2000-07-01), De Jong
patent: 6219783 (2001-04-01), Zahir et al.
patent: 7134119 (2006-11-01), Nevill
patent: 7647489 (2010-01-01), Butcher
patent: 2002/0099933 (2002-07-01), Nevill et al.
patent: 2002/0108103 (2002-08-01), Nevill
patent: 2004/0003214 (2004-01-01), Sunayama et al.
patent: 2004/0190330 (2004-09-01), Iwata
patent: 2005/0240915 (2005-10-01), Patel
patent: 2005/0268301 (2005-12-01), Kelley et al.
patent: 2006/0236077 (2006-10-01), Strom et al.
patent: 2007/0079283 (2007-04-01), Kuninobu et al.
patent: 2007/0083745 (2007-04-01), Iwata
patent: 2007/0094482 (2007-04-01), Jensen et al.
patent: 2007/0288909 (2007-12-01), Cheung et al.
patent: 2008/0126728 (2008-05-01), Fernald

Affiliated with

Also associated with

Rating

Multiple instruction execution mode resource-constrained device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple instruction execution mode resource-constrained device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple instruction execution mode resource-constrained device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2619759