Multiple input frequency locked loop

Details Multiple input frequency locked loop Multiple input frequency locked loop

1997-05-02

1999-08-24

Chin, Stephen

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

455260, H03D 324

Patent

active

059433817

ABSTRACT:
A dual locked loop is disclosed comparing preferably a GPS signal with an E1 signal and the E1 signal with the output of the loop. The GPS signal is low pass filtered to provide a low pass filtered GPS versus E1 signal that is used as a calibration for a closed loop having a second low pass filter for filtering the comparisons of the E1 and the output signal. By appropriately selecting the filter parameters, the output stability can track the stability of the local oscillator driving the NCO for short term stability, the medium term stability of the E1 signal and the long term stability of the GPS signal.

REFERENCES:
patent: 4890305 (1989-12-01), Devries
patent: 5220292 (1993-06-01), Bianchini et al.
patent: 5307382 (1994-04-01), Pang
patent: 5311560 (1994-05-01), Tatsumi et al.
patent: 5751777 (1998-05-01), Zampetti

Affiliated with

Also associated with

Rating

Multiple input frequency locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple input frequency locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple input frequency locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-474007