Multiple I/O path selection among disparate channel paths

Details Multiple I/O path selection among disparate channel paths Multiple I/O path selection among disparate channel paths

2005-12-06

2005-12-06

Dang, Khanh (Department: 2112)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S038000, C709S239000

Reexamination Certificate

active

06973529

ABSTRACT:
An apparatus, method and program product for selecting paths between a main memory and I/O devices in a data processing system having a main memory for storing data, one or more I/O devices for receiving data from or sending data to the main memory, and an I/O processor (IOP) for controlling I/O operations for sending data between the main memory and the I/O devices. The data processing system includes disparate channels between the IOP and the I/O devices. The disparate channels carry data between the main memory and the I/O devices during the I/O operations. Included is a computer program executed by the IOP for assigning a path weight to selected ones of the disparate channel paths to be used in selecting the next channel path to carry data between the main memory and I/O devices. Each disparate channel type has a different set of criteria for evaluating the path weight.

REFERENCES:
patent: 4873517 (1989-10-01), Baratz et al.
patent: 5233604 (1993-08-01), Ahmadi et al.
patent: 5335224 (1994-08-01), Cole et al.
patent: 5497371 (1996-03-01), Ellis et al.
patent: 5923656 (1999-07-01), Duan et al.
patent: 5940372 (1999-08-01), Bertin et al.
patent: 5959993 (1999-09-01), Varma et al.
patent: 5970050 (1999-10-01), Johnson
patent: 6014367 (2000-01-01), Joffe
patent: 6072797 (2000-06-01), Fletcher
patent: 6072800 (2000-06-01), Lee
patent: 6075791 (2000-06-01), Chiussi et al.
patent: 6111877 (2000-08-01), Wilford et al.
patent: 6516390 (2003-02-01), Chilton et al.
patent: 6574667 (2003-06-01), Blumenau et al.
patent: 6704812 (2004-03-01), Bakke et al.
patent: 2002/0018477 (2002-02-01), Katz
patent: 2002/0147841 (2002-10-01), Lee
patent: 2003/0191892 (2003-10-01), Fujimoto et al.
IBM Technical Disclosure Bulletin, vol. 39, No. 04, Apr. 1996 Weighted Queueing Algorithm for Efficient Asynchronous Transfer Mode Traffic Shaping, D. F. Barton and R. E. Schroter, pp. 161-163.

Affiliated with

Also associated with

Rating

Multiple I/O path selection among disparate channel paths does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple I/O path selection among disparate channel paths, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple I/O path selection among disparate channel paths will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3503191