Multiple gate semiconductor device and method for forming same

Details Multiple gate semiconductor device and method for forming same Multiple gate semiconductor device and method for forming same

2007-04-10

2007-04-10

Whitehead, Jr., Carl (Department: 2813)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Junction field effect transistor

C257SE29264, C438S289000

Reexamination Certificate

active

10893185

ABSTRACT:
A multiple gate semiconductor device. The device includes at least two gates. The dopant distribution in the semiconductor body of the device varies from a low value near the surface of the body towards a higher value inside the body of the device.

REFERENCES:
patent: 6372582 (2002-04-01), Rouse et al.
patent: 6383876 (2002-05-01), Son et al.
patent: 6475869 (2002-11-01), Yu
patent: 6727550 (2004-04-01), Tezuka et al.
patent: 2002/0011612 (2002-01-01), Hieda
patent: 2002/0036290 (2002-03-01), Inaba et al.
patent: 2003/0003679 (2003-01-01), Doyle et al.
patent: 2003/0006461 (2003-01-01), Tezuka et al.
patent: 2003/0141569 (2003-07-01), Fried et al.
patent: 2004/0217433 (2004-11-01), Yeo et al.
patent: 2004/0256647 (2004-12-01), Lee et al.
patent: 2004/0262692 (2004-12-01), Hareland et al.
patent: 0304811 (1989-03-01), None
patent: 0623963 (1994-11-01), None
patent: WO 0115220 (2001-03-01), None
patent: WO 2004032246 (2004-04-01), None
Hisamoto et al., “A Folded-channel MOSFET for Deep-sub-tenth Micron Era”, IEDM Technical Digest, pp. 1032-1034 (1998).
Wolf and Tauber, “Silicon Processing for the VLSI Era”, vol. 1-Process Technology, 2ndEdition, Lattice Press, pp. 225-242, 245-247 (2000).
Kedzierski et al., “High-performance symmetric-gate and CMOS-compatible V, asymmetric-gate FinFET devices”, IEDM Technical Digest, pp. 437-440 (2001).
“International Technology Roadmap for Semiconductors 2001 Edition Executive Summary”, Semiconductor Industry Association (2001).
Wong, “Beyond the conventional transistor”, IBM Journal of Research and Developement, vol. 46 No. 2/3, pp. 146-152, figures 14, 15, 17 (Mar./May 2002).
Chen et al., “A Comprehensive Analytical Subthreshold Swing(S)Model for Double-Gate MOSFETs”. IEEE Transactions on Electronic Devices, vol. 49 No. 6, p. 1086-1090 (Jun. 2002).
Yu et al., “FinFET Scaling to 10nm Gate Length”, IEDM Technical Digest, pp. 251-254 (Dec. 8-11, 2002).
Choi et al., “FinFET Process Refinements for Improved Mobility and Gate Work Function Engineering”, IEDM Technical Digest, pp. 259-262 (Dec. 8-11, 2002).
Badcock, et al., “Device and circuit performance of SiGe/Si MOSFETs”, Solid State Electronics, 46, pp. 1925-1932 (2002).
European Search Report, Application No. EP 03 44 7238, Feb. 11, 2004.
European Search Report, Application No. EP 03 44 7237, dated May 3, 2004.

Affiliated with

Also associated with

Rating

Multiple gate semiconductor device and method for forming same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple gate semiconductor device and method for forming same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple gate semiconductor device and method for forming same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3806028