Multiple differential input ECL or/nor gate

Details Multiple differential input ECL or/nor gate Multiple differential input ECL or/nor gate

1994-07-22

1995-10-31

Westin, Edward P.

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Bipolar transistor

326124, H03K 1920

Patent

active

054633320

ABSTRACT:
An ECL circuit including first and second transistors driven by differential input signals. Both transistors include emitters connected to a common node. The first transistor has a first collector connected to a first output terminal and a first base connected to receive a first biasing signal. The second transistor has a second collector connected to a second output terminal and a second base connected to receive a second biasing signal. The first and second biasing signals driving the first and second transistors are logical complements.

REFERENCES:
patent: 4410816 (1983-10-01), Kanai
patent: 4877977 (1989-10-01), Kokado
patent: 5099142 (1992-03-01), Barre
patent: 5126597 (1992-06-01), Usami
patent: 5331225 (1994-07-01), Matsui
patent: 5347175 (1994-09-01), Laug

Affiliated with

Also associated with

Rating

Multiple differential input ECL or/nor gate does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple differential input ECL or/nor gate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple differential input ECL or/nor gate will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1775828