Electrical computers and digital processing systems: processing – Instruction decoding – Decoding instruction to generate an address of a microroutine
Reexamination Certificate
2007-07-18
2010-06-22
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Instruction decoding
Decoding instruction to generate an address of a microroutine
Reexamination Certificate
active
07743232
ABSTRACT:
A multiple-core processor having a hierarchical microcode store. A processor may include multiple processor cores, each configured to independently execute instructions defined according to a programmer-visible instruction set architecture (ISA). Each core may include a respective local microcode unit configured to store microcode entries. The processor may also include a remote microcode unit accessible by each of the processor cores. Any given one of the processor cores may be configured to generate a given microcode entrypoint corresponding to a particular microcode entry including one or more operations to be executed by the given processor core, and to determine whether the particular microcode entry is stored within the respective local microcode unit of the given core. In response to determining that the particular microcode entry is not stored within the respective local microcode unit, the given core may convey a request for the particular microcode entry to the remote microcode unit.
REFERENCES:
patent: 4021779 (1977-05-01), Gardner
patent: 4455604 (1984-06-01), Ahlstrom et al.
patent: 4498132 (1985-02-01), Ahlstrom et al.
patent: 4642757 (1987-02-01), Sakamoto
patent: 4901235 (1990-02-01), Vora et al.
patent: 5036453 (1991-07-01), Renner et al.
patent: 5574927 (1996-11-01), Scantlin
patent: 5649112 (1997-07-01), Yeager et al.
patent: 5671356 (1997-09-01), Wang
patent: 5796972 (1998-08-01), Johnson et al.
patent: 5845102 (1998-12-01), Miller et al.
patent: 6141740 (2000-10-01), Mahalingaiah et al.
patent: 7095342 (2006-08-01), Hum et al.
patent: 2007/0083735 (2007-04-01), Glew
patent: 0098494 (1984-01-01), None
patent: 0178671 (1986-04-01), None
International Search Report and Written Opinion mailed Oct. 6, 2008 for International Application No. PCT/US2008/08802 filed Jul. 18, 2008.
Rice, et al. “A formal model for SIMD computation” Frontiers of Massively Parallel Computation, 1998. Proceedings., 2nd Symposium on the Frontiers of Fairfax, VA, Oct. 10-12, 1998, Washington, DC., IEEE Comput. SOC. PR, US, Oct. 10, 1998, pp. 601-607.
Butler Michael G.
Holloway Bruce R.
Lie Sean
Shen Gene W.
Advanced Micro Devices , Inc.
Chan Eddie P
Fennema Robert
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Petro Anthony M.
LandOfFree
Multiple-core processor with hierarchical microcode store does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple-core processor with hierarchical microcode store, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple-core processor with hierarchical microcode store will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4205731