Electrical computers and digital processing systems: processing – Processing control
Reexamination Certificate
2006-02-28
2006-02-28
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
C712S034000
Reexamination Certificate
active
07007156
ABSTRACT:
A programmed state processing machine architecture and method that provides improved efficiency for processing data manipulation tasks. In one embodiment, the processing machine comprises a control engine and a plurality coprocessors, a data memory, and an instruction memory. A sequence of instructions having a plurality of portions are issued by the instruction memory, wherein the control engine and each of the processors is caused to perform a specific task based on the portion of the instructions designated for that component. Accordingly, a data manipulation task can be divided into a plurality of subtasks that are processed in parallel by respective processing components in the architecture.
REFERENCES:
patent: 5450556 (1995-09-01), Slavenburg et al.
patent: 5457789 (1995-10-01), Dietrich et al.
patent: 5548587 (1996-08-01), Bailey et al.
patent: 5673319 (1997-09-01), Bellare et al.
patent: 5974537 (1999-10-01), Mehra
patent: 6002880 (1999-12-01), Slavenburg
patent: 6028844 (2000-02-01), Hao et al.
patent: 6044450 (2000-03-01), Tsushima et al.
patent: 6182203 (2001-01-01), Simar et al.
patent: 6256720 (2001-07-01), Nguyen et al.
Partridge et al.,“A 50-Gb/s IP Router,” IEEE/ACM Tran. On Networking, vol. 6, No. 3, Jun. 1996, pp. 237-248.
Stark Gavin J.
Wishneusky John
Blakley Sokoloff Taylor & Zafman LLP
Coleman Eric
LandOfFree
Multiple coprocessor architecture to process a plurality of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple coprocessor architecture to process a plurality of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple coprocessor architecture to process a plurality of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3630464