Electrical computers and digital processing systems: processing – Processing control – Processing sequence control
Reexamination Certificate
2003-12-05
2009-10-27
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Processing sequence control
Reexamination Certificate
active
07610476
ABSTRACT:
Various embodiments of methods and systems for storing multiple groups of microcode operations and corresponding control sequences per row of microcode ROM are disclosed. In one embodiment, an integrated circuit may include a microcode ROM coupled to a control sequence logic unit. The microcode ROM may store multiple groups of microcode operations per row. For each group of microcode operations stored in a row, a corresponding control sequence may also be stored in the row. Each group of microcode operations may be included in a microcode routine. The groups of microcode operations stored in a row may be included in the same microcode routine, or some of the groups may be included in different microcode routines.
REFERENCES:
patent: 4338661 (1982-07-01), Tredennick et al.
patent: 4714991 (1987-12-01), Eaton
patent: 5634047 (1997-05-01), Getzlaff et al.
patent: 5761470 (1998-06-01), Yoshida
patent: 5796974 (1998-08-01), Goddard et al.
patent: 5930492 (1999-07-01), Lynch
patent: 6023757 (2000-02-01), Nishimoto et al.
Smaus Gregory William
Tan Teik-Chung
Advanced Micro Devices , Inc.
Chan Eddie P
Fennema Robert E
Kowert Robert C.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
LandOfFree
Multiple control sequences per row of microcode ROM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple control sequences per row of microcode ROM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple control sequences per row of microcode ROM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4091709