Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
1998-06-18
2001-05-01
Chin, Stephen (Department: 2734)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C710S026000, C710S056000, C365S189050, C369S047360
Reexamination Certificate
active
06226338
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to integrated circuits for data communication systems such as network devices and telecommunications circuits. More particularly, the present invention relates to a multiple channel data buffer for use in an integrated circuit.
Data communication circuits such as network devices and telecommunication circuits typically have several communication channels for connecting to multiple devices such as workstations, telephone and television systems, video teleconferencing systems and other facilities over common data links or carriers. A channel is a logical path from one source to one destination and can be unidirectional or bidirectional. A data routing circuit, such as a direct memory access (DMA) controller, routes data to and from each channel. Each channel includes a data interface controller, such as a serial wide area network (SWAN) controller or a local area network (LAN) controller. Each data interface controller is coupled to the data routing circuit for controlling transmission of its respective data over the data link or carrier.
Data interface controllers are often configured to transmit packets of data having an arbitrary length at a fixed speed. For example, a WAN controller may transmit an Internet Protocol (IP) packet over a fixed speed Interactive Services Digital Network (ISDN) Basic Rate Interface (BRI) using high level data link control (HDLC) framing. Alternatively, a LAN controller such as an Ethernet controller may transmit an IP packet over a fixed speed 10 or 100 Mbps LAN.
In these applications, it is common to use a first-in-first-out (FIFO) memory for buffering transmit and receive data between the DMA controller and each data interface controller. Each communication channel has its own transmit FIFO and its own receive FIFO. Each FIFO uses a dual port random access memory (RAM) for storing the data. One port is used by the data interface controller and the other port is used by the data routing circuit. During a transmit operation, the DMA controller writes the data packets to one end of the FIFO at a DMA transmission rate, and the data interface controller reads the packets at the other end of the FIFO at the rate of the fixed speed data interface.
The FIFO is needed because the DMA transmission rate is generally substantially higher on average than the rate of the fixed speed data interface. Also, the DMA controller is subject to “gaps” in its ability to feed the FIFO because of memory access latencies, contention with other master devices that are coupled to the memory bus and control logic overhead.
The use of multiple transmit FIFOs and multiple receive FIFOs has several disadvantages. For example, each FIFO must have its own address decode logic for writing into the FIFO and reading out of the FIFO. The requirement for multiple address decode logic circuits adds to the number of semiconductor devices or “gates” on the integrated circuit and requires more interconnections to be routed between the gates on the integrated circuit. Each FIFO must also have its own logic for maintaining status flags related to the number of data entries stored in the FIFO, such as an “almost empty” flag and an “almost full” flag. This also adds to the number of gates and interconnections on the integrated circuit. In addition, since each FIFO is a separate module on the integrated circuit, there are more interconnections that must be routed between each FIFO and its source and destination. Improved data communication buffer circuits are desired.
SUMMARY OF THE INVENTION
The multiple-channel data communication buffer of the present invention includes a transmit first-in-first-out (“FIFO”) circuit and a receive FIFO circuit. The transmit and receive FIFO circuits each include a write pointer array, a read pointer array and a single memory device having a data input, a data output, a write address input, a read address input and a plurality of logical channels from the data input to the data output. The write pointer array has a write pointer for each of the logical channels and applies a selected one of the write pointers to the write address input based on a write channel number input. The read pointer array has a read pointer for each of the logical channels and applies a selected one of the read pointers to the read address input based on a read channel number input.
REFERENCES:
patent: 5363485 (1994-11-01), Nguyen et al.
patent: 5450547 (1995-09-01), Nguyen et al.
patent: 5831393 (1998-11-01), Hohenstein et al.
patent: 5850258 (1998-12-01), Kang
Chin Stephen
Jiang Lenny
LSI Logic Corporation
Westman Champlin & Kelly P.A.
LandOfFree
Multiple channel data communication buffer with single... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple channel data communication buffer with single..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple channel data communication buffer with single... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2505933