Coded data generation or conversion – Digital code to digital code converters – To or from run length limited codes
Reexamination Certificate
2006-11-21
2006-11-21
Barnie, Rexford (Department: 2819)
Coded data generation or conversion
Digital code to digital code converters
To or from run length limited codes
C341S050000
Reexamination Certificate
active
07138930
ABSTRACT:
Systems and methods for performing encoding and/or decoding can include an input data path that receives multiple input data values having an order (significance) with respect to one another. Each input data value can be applied to multiple compute paths (106-1to106-N), each of which can precompute multiple output values based on a different predetermined disparity value. Multiplexers (114-1to114-N) can output one precomputed output value according to a disparity value corresponding to a previous input data value in the order.
REFERENCES:
patent: 4486739 (1984-12-01), Franaszek et al.
patent: 5387911 (1995-02-01), Gleichert et al.
patent: 5951708 (1999-09-01), Yoshida
patent: 6195764 (2001-02-01), Caldara et al.
patent: 6606328 (2003-08-01), Susnow
patent: 6690309 (2004-02-01), James et al.
Khodabandehlou Hamid
Paul Somnath
Barnie Rexford
Cypress Semiconductor Corporation
Lauture Joseph
Sako Bradley T.
LandOfFree
Multiple byte data path encoding/decoding device and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple byte data path encoding/decoding device and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple byte data path encoding/decoding device and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3681018