Multiple bus master computer system employing a shared address t

Details Multiple bus master computer system employing a shared address t Multiple bus master computer system employing a shared address t

1996-12-06

1999-06-22

Sheikh, Ayaz R.

Electrical computers and digital data processing systems: input/

Intrasystem connection

710 65, 711200, 711202, 711203, 711206, 711207, 711 3, G06F 1300, G06F 1200

Patent

active

059139234

ABSTRACT:
A multiple bus master computer system employs an interface to a central processor allowing external bus masters to query the central processor with addresses and to receive back translated addresses. A first preferred embodiment employs two signals namely: translation request and translation address strobe to request/acknowledge the request for translation. The translation request is maintained asserted by one of the alternative bus masters until the central processor acknowledges it--at which time the alternative bus master drives an address (for example a virtual address) onto the address bus for translation. The central processor then translates the virtual address to its corresponding physical address (doing any page table walking or page faulting) and drives this physical address out on the address lines and asserts another translation address strobe. If a page fault occurs, the central processor communicates to the alternative bus master to release the translation request until the central processor performs a table walk. After page fault recovery, the central processor communicates to the alternative bus master to reassert the translation request so that the translation may be completed. Alternative embodiments employ new encoding of preexisting signals to signal requests/acknowledgments for translation.

REFERENCES:
patent: 4481573 (1984-11-01), Fukunaga et al.
patent: 4956805 (1990-09-01), Biffle et al.
patent: 5313583 (1994-05-01), Yokota et al.
patent: 5438670 (1995-08-01), Baror et al.
patent: 5488688 (1996-01-01), Gonzales et al.
patent: 5630087 (1997-05-01), Talluri et al.

Affiliated with

Also associated with

Rating

Multiple bus master computer system employing a shared address t does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple bus master computer system employing a shared address t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple bus master computer system employing a shared address t will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1705612