Multiple bit upset insensitive error detection and...

Details Multiple bit upset insensitive error detection and... Multiple bit upset insensitive error detection and...

2011-01-04

2011-01-04

Chase, Shelly A (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

Reexamination Certificate

active

07865805

ABSTRACT:
A method for detecting and correcting bit errors. The method includes the steps of receiving original data, partitioning the memory storage into a first portion and a second portion, storing the original data in the first portion of the memory buffer, modifying the original data into modified data, storing the modified data in the second portion of the memory buffer, comparing the original data with the modified data, combining the original data and the modified data to create a final data stream, and outputting the final data stream. The method may further include the step of calculating and storing parity data.

REFERENCES:
patent: 5079693 (1992-01-01), Miller
patent: 6219282 (2001-04-01), Tanaka
patent: 6778454 (2004-08-01), Duh et al.
patent: 6934198 (2005-08-01), Lowe et al.
patent: 7096406 (2006-08-01), Kanazawa et al.
patent: 7353356 (2008-04-01), Shirota
patent: 7394710 (2008-07-01), Gallagher
patent: 7574554 (2009-08-01), Tanaka et al.
patent: 7596744 (2009-09-01), Kow et al.
patent: 7689889 (2010-03-01), Cohen

Affiliated with

Also associated with

Rating

Multiple bit upset insensitive error detection and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple bit upset insensitive error detection and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple bit upset insensitive error detection and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2693509