Multiple-bit random-access memory array

Details Multiple-bit random-access memory array Multiple-bit random-access memory array

1998-03-31

1999-12-21

Nelms, David

Static information storage and retrieval

Systems using particular element

Flip-flop

36518501, G11C 1100, G11C 1604

Patent

active

060057939

ABSTRACT:
A cache memory consists of plurality of memory bits within a random-access memory (RAM) cell. An extra address decode circuit is needed to select a single memory bit within the multi-bit RAM cell before normal access of RAM array circuit. Combining of multiple bits into a RAM cell reduces the number of interconnections in comparison to single bit RAM cell. This technique eliminates the need to break up the cache array into multiple sets for reducing power dissipation. The area advantages are also from optimal layout of multi-bit RAM cell, address decoder, and sense amplifier unit. Furthermore, the interconnections can be widened to reduce the RC delay as it is a dominating factor in future technology advancement. The multiplexing of the bits are done before the row decoding thus reducing one level of multiplexing after reading of data from the sense amplifier units.

REFERENCES:
patent: 4804871 (1989-02-01), Walters, Jr.
patent: 5619464 (1997-04-01), Tran
Ashish Karandikar and Keshab K. Parhj, "Low Power SRAM Design Using Hierarchical Divided Bit-Line Approach", ICCD '98, pp. 82-82, Oct. 1998.

Affiliated with

Also associated with

Rating

Multiple-bit random-access memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple-bit random-access memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple-bit random-access memory array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-511619