Static information storage and retrieval – Read/write circuit – Data refresh
Patent
1983-04-11
1984-06-05
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Data refresh
G11C 1140
Patent
active
044532377
ABSTRACT:
A dynamic MOS random-access memory is described which includes a circuit for permitting checking of the on chip refresh counter. The memory also includes a refresh generator, the frequency of which automatically varies to compensate for temperature variations. Other innovations include an arbitration circuit, a hidden refresh function and unique accessing of redundant lines.
REFERENCES:
patent: 3705392 (1972-12-01), Appelt
patent: 3851316 (1974-11-01), Kodama
patent: 4322825 (1982-03-01), Nagami
patent: 4357686 (1982-11-01), Schewneman
Flannagan Stephen T.
Reese Edmund A.
Spaderna Dieter W.
Intel Corporation
Popek Joseph A.
LandOfFree
Multiple bit output dynamic random-access memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple bit output dynamic random-access memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple bit output dynamic random-access memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1501639