Multiple-bit error correction in computer main memory

Details Multiple-bit error correction in computer main memory Multiple-bit error correction in computer main memory

1995-12-08

1998-05-19

Beausoliel, Jr., Robert W.

Excavating

371 401, G06F 1108

Patent

active

057547530

ABSTRACT:
A computer system includes a main memory that is able to make use of DRAM memory devices having a relatively high level of bad cells (hard faults). An EDC circuit is provided which uses combinatorial logic to perform a BCH code type of error detection and correction. A primary feature is the recognition that due to use of high density integrated circuits - gate arrays - it is no longer necessary to use sequential logic to decode the multiple-bit error correcting codes. An EDC with 128-bits of data and a check bit field 41-bits wide, using a BCH code, constructed in ASIC sea-of-gates technology using about 87,000 logic gates, can correct 5-bits in error and can detect 6-bits in error. By using multiple-bit EDC in the controller for main memory, it is no longer necessary that all DRAM devices be ostensibly "perfect." A certain density of non-functional memory cells can be tolerated, yet the memory system will still return perfect data. The added cost of multiple-bit EDC, including the added cost of extra storage for the check bits and the EDC circuit itself, is more than compensated by reduced cost of the DRAMs. In a addition the computer system includes a solid-state disk type memory for a computer system is able to make use of DRAM memory devices having a relatively high level of bad cells (hard faults). An EDC circuit is employed to perform a Reed-Solomon code type of error detection and correction. A primary feature is the recognition that it is no longer necessary that all DRAM devices be ostensibly "perfect." A certain density of non-functional memory cells can be tolerated, yet the memory system will still return perfect data. The added cost of multiple-bit EDC, including the added cost of extra storage for the check bits and the EDC circuit itself, is more than compensated by reduced cost of the DRAMs. A preferred data formatter circuit to convert between symbol and word data is also described.

REFERENCES:
patent: 4852100 (1989-07-01), Christensen et al.
patent: 5077737 (1991-12-01), Leger et al.
patent: 5099484 (1992-03-01), Smelser
patent: 5107503 (1992-04-01), Riggle et al.
W. Wesley Peterson and E.J. Weldon, Jr., Error-Correcting Codes, Second Edition, 1972, pp. 262-317 & 350-373, The Massachusetts Institute of Technology.
Laughton et al., EE Reference Book, 1985, 25/3-25/17. 14th Edition.

Affiliated with

Also associated with

Rating

Multiple-bit error correction in computer main memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple-bit error correction in computer main memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple-bit error correction in computer main memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1862570