Multiple access memory device

Details Multiple access memory device Multiple access memory device

1996-12-31

1998-07-21

Dinh, Son T.

Static information storage and retrieval

Addressing

Particular decoder or driver circuit

36518905, 36523008, G11C 800

Patent

active

057843317

ABSTRACT:
A memory circuit has a plurality of data storage locations and an address associated with each data storage location. A first decoded address storage circuit stores a first decoded memory address and outputs the stored first decoded memory address. A second decoded address storage circuit stores a second decoded memory address and outputs the stored second decoded memory address. An address access circuit is coupled to the output of the first decoded address storage circuit and accesses the data storage location associated with the first decoded memory address in response to the first decoded memory address being output from the first decoded address storage circuit. A control circuit is coupled to the first decoded address storage circuit for controlling the transfer of decoded memory address information from the second decoded address storage circuit to the first decoded address storage circuit.

REFERENCES:
patent: 5124951 (1992-06-01), Slemmer et al.
patent: 5261064 (1993-11-01), Wyland
patent: 5282173 (1994-01-01), Miyaji et al.
patent: 5315548 (1994-05-01), Ooishi et al.
patent: 5319759 (1994-06-01), Chan
patent: 5453957 (1995-09-01), Norris et al.
patent: 5469391 (1995-11-01), Haraguchi
patent: 5526320 (1996-06-01), Zagar et al.

Affiliated with

Also associated with

Rating

Multiple access memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple access memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple access memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1653641