Multiphase clock recovery using D-type phase detector

Details Multiphase clock recovery using D-type phase detector Multiphase clock recovery using D-type phase detector

2005-07-05

2005-07-05

Tse, Young T. (Department: 2637)

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

C375S376000, C370S518000, C327S144000, C327S147000

Reexamination Certificate

active

06914953

ABSTRACT:
A method of extracting a clock signal from a data stream, by generating a plurality of multiphase clock signals, selecting one of the multiphase signals based on synchronization states identifying which of the multiphase clock signals is most closely aligned with the data stream, and sampling the data stream using the selected multiphase signal to produce a retimed data signal. The multiphase clock signals may be subharmonics of the data stream. The selecting step may include the determination of whether the multiphase clock signals are either early or late with respect to the data stream, particularly using D-type flip-flops. The synchronization states are used to define which of the rising edges of the multiphase clock signals is most closely aligned with an edge of the data stream. A multiphase voltage-controlled oscillator may be used to provide the multiphase clock signals. An error signal is created using the multiphase clock signals and the data stream which is applied to a charge pump, and the multiphase clock signals are corrected using a control voltage output of the charge pump.

REFERENCES:
patent: 4669024 (1987-05-01), Stacey
patent: 4819251 (1989-04-01), Nelson
patent: 5436939 (1995-07-01), Co et al.
patent: 5477181 (1995-12-01), Li et al.
patent: 5550515 (1996-08-01), Liang et al.
patent: 5684805 (1997-11-01), Brown
patent: 5850422 (1998-12-01), Chen
patent: 5886552 (1999-03-01), Chai et al.
patent: 6014047 (2000-01-01), Dreps et al.
patent: 6442225 (2002-08-01), Huang
patent: 6560306 (2003-05-01), Duffy et al.
patent: 2002/0172312 (2002-11-01), Boerstler
U.S. Appl. No. 09/753,054, filed Dec. 28, 2000, David William Boerstler.
“Dynamic Behaviour of a Phase Locked Loop Using D-Type Phase Detector and Non-Linear Voltage-controlled Oscillator” by David W. Boerstler, Data Systems Division, Kingston, NY 12401, 91A001478, TR-21.1428.
“A Self-Correcting Clock Recovery Circuit” by Charles R. Hogge, Jr., IEEE Journal of Lightwave Technology 1983+ UE, IEEE Journal of Lightwave Technology Issue vol. LT-3, Dec. 1985, pp. 1312-1314, 05W17, HDR 0020316.
“A 0.5 UM CMOS 4.0 Gbit/s Serial Link Transceiver with Data Recovery Using Oversampling” by Chih-Kong Ken Yang, Ramin Farjad-Rad, and Mark A. Horowitz, IEEE JSSC Issue vol. 33, No. 5, May 1998, 07T20, HDR 0020243.
“Single-Chip 1062 Mbaud CMOS Transceiver for Serial Data Communication” by John F. Ewen, Albert X. Widmer, Mehmet Soyuer, Kevin R. Wrenner, Ben Parker, Herschel A. Ainspan, ISSCC Digest Issue vol. 38, Feb. 1995, pp. 32-33, 07T20, HDR 0020244.

Affiliated with

Also associated with

Rating

Multiphase clock recovery using D-type phase detector does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiphase clock recovery using D-type phase detector, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiphase clock recovery using D-type phase detector will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3385669