Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2011-05-24
2011-05-24
Song, Jasmine (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S170000, C365S189080, C365S189110, C365S189120, C365S230060, C365S230080, C365S189150, C365S189160
Reexamination Certificate
active
07949823
ABSTRACT:
A nonvolatile semiconductor memory device transmits/receives data to/from a data input/output terminal every j bits (e.g., eight bits). Each of memory cells in a memory cell array can hold data of n bits in correspondence to 2nthreshold levels. A write data conversion circuit generates write data from bit data input from the same data input/output terminal in a set of a plurality of data of j bits input at different timings.
REFERENCES:
patent: 5450363 (1995-09-01), Christopherson et al.
patent: 5627784 (1997-05-01), Roohparvar
patent: 5708618 (1998-01-01), Toda et al.
patent: 5737276 (1998-04-01), Shin et al.
patent: 5890192 (1999-03-01), Lee et al.
patent: 5892724 (1999-04-01), Hasegawa et al.
patent: 5903495 (1999-05-01), Takeuchi et al.
patent: 5978311 (1999-11-01), Wilford et al.
patent: 6055188 (2000-04-01), Takeuchi et al.
patent: 6073208 (2000-06-01), Norman
patent: 6154393 (2000-11-01), Otsuka et al.
patent: 6157983 (2000-12-01), Lee et al.
patent: 6160739 (2000-12-01), Wong
patent: 6166950 (2000-12-01), Yamada et al.
patent: 6256702 (2001-07-01), Yoneyama
patent: 6272052 (2001-08-01), Miyauchi
patent: 6272586 (2001-08-01), Roohparvar
patent: 6289481 (2001-09-01), Egawa
patent: 6366156 (2002-04-01), Narendra et al.
patent: 6493273 (2002-12-01), Katayama et al.
patent: 6556068 (2003-04-01), Forbes et al.
patent: 6571311 (2003-05-01), Kuwano
patent: 3-184265 (1991-08-01), None
patent: 8-297982 (1996-11-01), None
patent: 09-198873 (1997-07-01), None
patent: 9-198882 (1997-07-01), None
patent: 9-251787 (1997-09-01), None
patent: 9-297996 (1997-11-01), None
patent: 10-3792 (1998-01-01), None
patent: 10-11982 (1998-01-01), None
patent: 10-027486 (1998-01-01), None
patent: 10-092186 (1998-04-01), None
patent: 10-233096 (1998-09-01), None
patent: 2844393 (1998-10-01), None
patent: 11-154394 (1999-06-01), None
patent: 11-176185 (1999-07-01), None
patent: 11-283386 (1999-10-01), None
patent: 11-317086 (1999-11-01), None
patent: 3105512 (2000-09-01), None
patent: 2000-339975 (2000-12-01), None
patent: 2001-006375 (2001-01-01), None
patent: 2001-325796 (2001-11-01), None
Japanese Office Action issued in corresponding Japanese Patent Application No. JP 11-176027, dated Oct. 23, 2006.
Japanese Office Action, w/ English translation thereof, issued in Japanese Patent Application No. JP 2006-344665 dated Mar. 10, 2009.
Japanese Office Action, with English Translation, issued in Japanese Patent Application No. JP 2005-363281 dated Dec. 16, 2008.
Japanese Notice of Grounds of Rejection, w/ English translation thereof, issued in Japanese Patent Application No. JP 2007-147168 dated Nov. 4, 2009.
Japanese Notice of Grounds of Rejection, w/ English translation thereof, issued in Japanese Patent Application No. JP 2007-147169 dated Nov. 4, 2009.
Notice of grounds of Rejection with mail dated of Apr. 3, 2007.
McDermott Will & Emery LLP
Renesas Electronics Corporation
Song Jasmine
LandOfFree
Multilevel storage nonvolatile semiconductor memory device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multilevel storage nonvolatile semiconductor memory device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multilevel storage nonvolatile semiconductor memory device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2619687